ISO15693 Analysis Erick Macias TI Confidential - Internal Only.

Slides:



Advertisements
Similar presentations
Erick Macias & Josh Wyatt 02/19/2013
Advertisements

INTERFACING SD CARD WITH MSP430F FEW COMMANDS IN SPI MODE  CMD0 :- Resets the sd card & used in initialization process.  CMD17 :- used to read.
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
Robo Car Upgrade Peter Busha 4/15/2014. Background O Limited Mobility O Messy Connections O No Auto Power Switch.
Insertion Sort using FPGA’s Aaron Tiedje CSE 670 Winter 2004 March 1, 2004 Professor R. Haskell Embedded Systems using FPGA's.
Critical Design Review Ka Hing Chan EE 396 Project November 17, 2006 Archimedes USB – iTASK Part 1.
Serial Peripheral Interface (SPI)
SPISPI Term Dr Abdelhafid Bouhraoua Term Dr Abdelhafid Bouhraoua.
Renesas Electronics America Inc. © 2011 Renesas Electronics America Inc. All rights reserved. RX210 Multi-Function Pin Controller (MPC) Ver
Clock Generation Module MTT CLOCK GENERATION MODULE (CGM)
Timers and Interrupts Shivendu Bhushan Sonu Agarwal.
DM0 Timing on the TRF79x0A + MSP430
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
SC200x Peripherals Broadband Entertainment Division DTV Source Applications July 2001.
DAT2343 Accessing Services Through Interrupts © Alan T. Pinck / Algonquin College; 2003.
A Few Words From Dilbert
CONTENTS 1.Work done in JUNE (22nd-30th)‏ i) Stage 1:Concept proposal acceptance module upload (Slide 2nd)‏ 2. Work done in JULY a) Stage 1: Improvised.
8279 KEYBOARD AND DISPLAY INTERFACING
NS Training Hardware.
Chapter 2 Introducing the PIC Mid-Range Family and the 16F84A The aims of this chapter are to introduce: The PIC mid-range family, in overview The overall.
Low Power Modes MTT48 V LOW POWER OPERATION.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
I/O Ports MTT I/O PORTS. I/O Ports MTT Module Objectives Configure any pin as either input or output Read or write data from/to port.
NS Training Hardware Traffic Flow Note: Traffic direction in the 1284 is classified as either forward or reverse. The forward direction is.
NFC Forum Type 2 Tag Platform Operations with the TRF7970A TI NFC/RFID Applications Team.
Way beyond fast © 2002 Axis Systems, Inc. CONFIDENTIAL Axis Common Transaction Interface (CTI) Architecture Highlights 9/11/2003 Ching-Ping Chou Axis Systems,
Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All.
Execution Architecture MTT CPU08 Core M CPU08 INTRODUCTION.
EPROM/OTPROM Module MTT48 V EPROM PROGRAMMING.
M Semiconductor Products Sector Low Voltage Inhibit Module Slide #1 of 3 Tutorial Introduction PURPOSE -To explain how to configure and use the Low Voltage.
Computer Operating Properly Module MTT COMPUTER OPERATING PROPERLY MODULE (COP)
Embedded Systems February 10, Serial Interface - SPI  Serial Peripheral Interface  Synchronous communications  Clock supplied by the Master.
Using TRF7970A in SPI w/o SS mode, then in Direct Mode 1 Texas Instruments Embedded RF 12/15/2011.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Low-Voltage Inhibit Module MTT M LOW VOLTAGE INHIBIT MODULE (LVI)
1JDW 10/2008 Texas Instruments proprietary information RSSI TRF7960EVM DIRECTIONS.
TRF79xx/MSP430/Stellaris Mifare Direct Mode 0 Training Texas Instruments NFC/RFID Apps Team 12/2011 (updated 12/2012) (added slides 13, 21-24)
10-1 人生与责任 淮安工业园区实验学校 连芳芳 “ 自我介绍 ” “ 自我介绍 ” 儿童时期的我.
INSTITUTE: INSTITUTE:PARUL INSTITUTE OF TECHNOLOGY BRANCH : BRANCH :B.E. E.C.5 TH SEM. SUBJECT:MICROCONTROLLER & INTERFACING TOPIC:AVR INTTRUPT TOPIC:AVR.
Tiva C TM4C123GH6PM UART Embedded Systems ECE 4437 Fall 2015 Team 2:
STM32F107VC Datablad Reference manual Schematics.pdf.
Subscriptions. 2 n What’s new? n General architecture n Modalities n Subscription website Slide demonstration.
ATLAS Pre-Production ROD Status SCT Version
Power Management and Sleep Modes
Power Management and Sleep Modes
RX Watchdog Timer (WDT)
continued on next slide
Interrupt Source: under
TI Confidential - Internal Only
Presentation Title Slide Option 1 Month 2017.
Yahoo Mail Customer Support Number
Most Effective Techniques to Park your Manual Transmission Car
How do Power Car Windows Ensure Occupants Safety
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
                                                                                                                                                                                                                                                
continued on next slide
continued on next slide
Using TRF7970A in SPI w/o SS mode, then in Direct Mode 1
HELLO THERE. THIS IS A TEST SLIDE SLIDE NUMBER 1.
THANK YOU!.
Accessing Services Through Interrupts
,. . ' ;; '.. I I tI I t : /..: /.. ' : ····t I 'h I.;.; '..'.. I ' :".:".
EDLC(Embedded system Development Life Cycle ).
Thank you.
Modified at -
Using TRF7970A in SPI w/o SS mode, then in Direct Mode 1
continued on next slide
continued on next slide
Presentation transcript:

ISO15693 Analysis Erick Macias TI Confidential - Internal Only

Problem Overview ISO15693 Read Inventory: 2 extra dummy bytes were read through the SPI interface from the TRF796x. The problem was successfully recreated on the TRF7961 EVM as shown in the next slide.

Original ISO15693 Read Inventory Extra 2 0’s Root Cause

Modified ISO15693 Read Inventory Modified SPI.c

Required Changes SPI.c modifications: Remove the reading of extra 2 bytes in SpiReadCont(). Reset the SPI module before modifying the control register Note: When the MCU was not resetting the SPI module it was causing the MOSI line to stay high till the next clock cycle.

trf796x.c modifications: Read the FIFO status register before reading the FIFO register Note: The TRF796x has a FIFO (12 bytes long), thus when the interrupt would fire with an IRQ status value of 0x60 – the TRF796x has received data (9 bytes) into the FIFO, but is not complete yet. However, I would recommend to read the FIFO status register first, to ensure that we read the FIFO based on the FIFO status register. Required Changes (cont.)

Thank you