Desired Bode plot shape 0 -90 -180 0dB  gc High low freq gain for steady state tracking Low high freq gain for noise attenuation Sufficient PM near 

Slides:



Advertisements
Similar presentations
Desired Bode plot shape Ess requirement Noise requirement dB gcd High low-freq-gain for steady state tracking Low high-freq-gain for noise.
Advertisements

Design with Root Locus Lecture 9.
Types of classical controllers Proportional control –Needed to make a specific point on RL to be closed-loop system dominant pole Proportional plus derivative.
Modern Control Theory Lecture 5 By Kirsten Mølgaard Nielsen
Loop Shaping Professor Walter W. Olson
Desired Bode plot shape dB  gc High low freq gain for steady state tracking Low high freq gain for noise attenuation Sufficient PM near 
Chapter 7 System Compensation (Linear Control System Design)
Quiz: Find an expression for in terms of the component symbols.
Review. Please Return Loan Clickers to the MEG office after Class! Today! FINAL EXAM: Wednesday December 8 8:00 AM to 10:00 a.m.
Chapter 10 – The Design of Feedback Control Systems
Lecture 9: Compensator Design in Frequency Domain.
Lect. 5 Lead-Lag Control Basil Hamed
Where is w=0+, where is w=0-, where is w=+inf, where is w=-inf, what is the system type, what is the relative order of the TF, how should you complete.
Professor Walter W. Olson Department of Mechanical, Industrial and Manufacturing Engineering University of Toledo Loop Shaping.
Proportional control design 1.Draw R.L. for given plant 2.Draw desired region for poles from specs 3.Pick a point on R.L. and in desired region Use ginput.
Observer-Based Robot Arm Control System Nick Vogel, Ron Gayles, Alex Certa Advised by: Dr. Gary Dempsey.
سیستمهای کنترل خطی پاییز 1389 بسم ا... الرحمن الرحيم دکتر حسين بلندي - دکتر سید مجید اسما عیل زاده.
سیستمهای کنترل خطی پاییز 1389 بسم ا... الرحمن الرحيم دکتر حسين بلندي - دکتر سید مجید اسما عیل زاده.
Controller design by R.L. Typical setup: C(s)G(s) Controller Design Goal: 1.Select poles and zero of C(s) so that R.L. pass through desired region 2.Select.
Professor Walter W. Olson Department of Mechanical, Industrial and Manufacturing Engineering University of Toledo Sensitivity.
Overall controller design
Discrete Controller Design
Lecture 9: PID Controller.
LINEAR CONTROL SYSTEMS Ali Karimpour Assistant Professor Ferdowsi University of Mashhad.
C(s)G p (s) Two d.o.f. Control design: dual loop C 1 (s)G p (s) C 2 (s) r d ey+ + + __.
Controller design by R.L. Typical setup: C(s)G p (s) Root Locus Based Controller Design Goal: 1.Select poles and zero of C(s) so that R.L. pass through.
Lecture 10 Feedback Control Systems President UniversityErwin SitompulFCS 10/1 Dr.-Ing. Erwin Sitompul President University
Page : PID Controller Chapter 3 Design of Discrete- Time control systems PID C ontroller.
Lesson 22: Determining Control Stability Using Bode Plots
Lecture 23 – Freq. Domain Compensator Design
Time Domain and Frequency Domain Analysis
Automatic control systems II
Design via Root Locus (Textbook Ch.9).
Examples on Compensator Design Spring 2011
Open vs Closed Loop Frequency Response
Controller design by R.L.
PID Controller.
Desired Bode plot shape
Controller design by R.L.
Desired Bode plot shape
Desired Bode plot shape
What is the system type? What are Kp, Kv, Ka?
Open vs Closed Loop Frequency Response
Frequency Resp. method Given:
System type, steady state tracking, & Bode plot
System type, steady state tracking, & Bode plot
7.1 Root Locus (RL) Principle
What damping ratio range do we typically want?___0.4~1____
Desired Bode plot shape
Controller design by R.L.
System type, steady state tracking, & Bode plot
Desired Bode plot shape
Root Loci Analysis (3): Root Locus Approach to Control System Design
Stability from Nyquist plot
LINEAR CONTROL SYSTEMS
Frequency Resp. method Given: G(s)
Compensators.
Frequency Response Techniques
Types of classical controllers
Frequency Resp. method Given a system: G(s)
Desired Bode plot shape
The root locus technique
Open vs Closed Loop Frequency Response
Frequency Domain specifications.
7-5 Relative Stability.
7-4 Control System Design by Frequency Response Approach
LINEAR CONTROL SYSTEMS
LINEAR CONTROL SYSTEMS
LINEAR CONTROL SYSTEMS
Frequency Response Techniques
Presentation transcript:

Desired Bode plot shape dB  gc High low freq gain for steady state tracking Low high freq gain for noise attenuation Sufficient PM near  gc for stability   Low freq High freq Want high gain Want low gain Mid freq Want sufficient Phase margin Use low pass filters Use PI or lag control Use lead or PD control BW, t d, t r, t p, t s PM=70-Mp To meet type and e ss requirement

Overall Loop shaping strategy PD or lead to add more  gcd –Both PD and lead has positive phase Overall gain K to enforce  gcd –By shifting gain plot up and down PI or lag to increase low freq gain –But both has negative phase, –Place PI or lag at low enough freq (z < 10  gcd ) Low pass filter to reduce high freq gain –For noise attenuation, but negative phase –Place LPF at high enough freq (p > 10  gcd )

Proportional controller design Obtain open loop Bode plot Convert design specs into Bode plot req. Select K P based on requirements: –For improving ess: K P = K p,v,a,des / K p,v,a,act –For fixing Mp: select  gcd to be the freq at which PM is sufficient, and K P = 1/|G(j  gcd )| –For fixing speed: from td, tr, tp, or ts requirement, find out  n, let  gcd = (0.65~0.8)*  n and K P = 1/|G(j  gcd )|

PD control design

PD control design Variation Restricted to using K P = 1 Meet M p requirement Find  gc and PM Find PM d Let  = PMd – PM + (a few degrees) Compute T D = tan(  )/w gcd K P = 1; K D =K P T D

Lead Design From specs => PM d and  gcd From plant, draw Bode plot Find PM have = angle(G(j  gcd ))  PM = PM d - PM have + a few degrees Choose  =p lead /z lead so that  max =  PM and it happens at  gcd

Alternative use of lead Use Lead and Proportional together –To fix overshoot and ess –No speed requirement 1.Select K so that KG(s) meet ess req. 2.Find wgc and PM from KG(s), find PMd from specs 3.Let phi_max = PMd – PM +5~7, find alpha 4.Place phi_max a little higher than wgc

Lag and lead-lag Design Steps From plant, draw Bode plot From specs => PM d and  gcd –If there is speed or BW req,   gcd, In this case, if PM not enough, design PD or lead –Otherwise, choose  gcd to have PM>PMd Find K to enforce  gcd : Find (finite, nonzero) K p,v,a-have with K and C above Find K p,v,a-des from ess specs z lag /p lag = K p,v,a-des /K p,v,a-have Let z lag =  gcd /10~20, depending on PM room Compute p lag

Basic PI Design Steps From plant, draw Bode plot From specs => PM d and  gcd –If there is speed or BW req,   gcd, In this case, if PM not enough, design PD or lead –Otherwise, choose  gcd to have PM>PMd Find K to enforce  gcd : Let K P = K And K I = K  gcd /10~20, depending on extra PM room to spare Need to increase type to make a nonzero ess to be zero. But no requirement on ess after type increase.

PI Design with ess specs From plant, draw Bode plot From specs => K v,a-des, PM d and  gcd –For required ess, K v,a-des =1/ess –With C(s)=1/s, compute K v,a-have –If there is speed or BW req,   gcd, In this case, if PM not enough, design PD or lead –Otherwise, choose  gcd to have PM>PMd Find K to enforce  gcd : Let K P = K, KI des = K v,a-des /K v,a-have –If KI des <= K  gcd /5~20, done, let K I = KI des –Else, increase  gcd and go back to previous step Need to increase type by 1 to make a nonzero ess to be zero, and after type increase, there is further requirement on ess.

Want Mp <= 16% Steady state error <= 0.1 for ramp input. Analysis: steady state error <= 0.1 for ramp implies that the system type must be 1 or higher. Original system is type 0, so need PI control. Ess to ramp = 10. Previous design leaves Kv = KI*500/5 = 100KI = 4.44 Example KI=0.0444

ess>0.1

In the previous design, KI= is already at the maximum of the range K  gcd /5~20, But KIdes = 0.1, which is a factor of 10/4.22 larger. So need to increase KP. Hence, try letting KI = KIdes = 0.1, and make KP larger by 10/4.22.

KP = KP*0.1/KI; KI =0.1; ngc = conv(n, [KP KI]); dgc = conv(d, [1 0]); figure(1); margin(ngc,dgc); grid; [ncl,dcl]=feedback(ngc,dgc,1,1); figure(2);step(ncl,dcl); grid; figure(3); step(ncl,[dcl 0]); grid; Ramp response Old KI, new KI

ess = 0.1

Can play with KP, but difficult to achieve the best KP

PI Design with PD Design Steps From required ess, K v,a-des =1/ess With C(s)=1/s, compute K v,a-have Let KI = K v,a-des /K v,a-have Multiply G(s) by KI/s Do a PD design for KIG(s)/s, with DC gain=1: –Find  gc and PM –Find PM d –Let  = PMd – PM + (a few degrees) –Compute T D = tan(  )/w gcd K P = KI*T D

%Alternative PI control by PD design clear all; n=[ ]; d=[1 6 5]; ess2ramp = 0.1; Kvd = 1/ess2ramp; Kva = n(end)/d(end); %after introducing 1/s KI = Kvd/Kva; %multiplying G(s) by KI/s and get new Bode ni=KI*n; di=[d 0]; figure(1); clf; margin(ni,di); hold on; grid; [GM,PM,wpc,wgc]=margin(ni,di); PMd=54+6; phi = (PMd-PM)*pi/180; Td = tan(phi)/wgc; KP=KI*Td; ngc = conv(n, [KP KI]); dgc=di; figure(1); margin(n,d); margin(ngc,dgc); [ncl,dcl]=feedback(ngc,dgc,1,1); figure(3);step(ncl,dcl); grid;

clear all; n=[ ]; d=[1 6 5]; ess2ramp = 0.1; Kvd = 1/ess2ramp; Kva = n(end)/d(end); %after introducing 1/s KI = Kvd/Kva; %multiplying G(s) by KI/s and get new Bode ni=KI*n; di=[d 0]; figure(1); clf; margin(ni,di); hold on; grid; [GM,PM,wpc,wgc]=margin(ni,di); PMd=50+3; phi = (PMd-PM)*pi/180; Td = tan(phi)/wgc; KP=KI*Td; ngc = conv(n, [KP KI]); dgc=di; figure(1); margin(n,d); margin(ngc,dgc); [ncl,dcl]=feedback(ngc,dgc,1,1); figure(3);step(ncl,dcl); grid;

Alternative PI Design Steps For required ess, K v,a-des =1/ess With C(s)=1/s, compute K v,a-have Let KI = K v,a-des /K v,a-have Rewrite char eq: (KP + KI/s)G(s) + 1=0 KP*n/d + KI*n/d/s +1 = 0 KP *n*s + KI*n+d*s =0, KP*n*s/(KI*n+d*s) + 1 =0 So do a KP design for n*s/(KI*n+d*s), with KI above –Draw Bode plot for n*s/(KI*n+d*s) –Select max PM frequency –Compute KP to make that frequency wgc

%Alternative PI control example clear all; n=[ ]; d=[1 6 5]; %note same length ess2ramp = 0.1; Kvd = 1/ess2ramp; Kva = n(end)/d(end); %after introducing 1/s KI = Kvd/Kva; %get TF after closing the G(s) and KI/s loop ni=[n 0]; di=[d 0]+KI*[0 n]; figure(1); clf; margin(ni,di); grid; x=ginput(1); w_gcd = x(1); %get desired w_gc KP = 1/abs(polyval(ni,j*w_gcd)/polyval(di,j*w_gcd)); ngc = conv(n, [KP KI]); dgc = conv(d, [1 0]); figure(2); margin(n,d); hold on; margin(ngc,dgc); [ncl,dcl]=feedback(ngc,dgc,1,1); figure(3);step(ncl,dcl); grid;

Pick wgc here

Numerical sweep of KP indicates that ~30% Mp is about the best one can achieve. We conclude that it is impossible to meet the specifications with a PI controller. Both of our design procedures came very close to the best achievable. Of course, we can fix the excessive overshoot with an additional lead design.

Want Mp <= 16% Steady state error <= 0.1 for ramp input. Overall design: 1.Ess2ramp <=0.1,  PI with KI=1/0.1*5/500=0.1 2.Close the I-loop and select KP for best PM shape,  KP = Use a lead controller with DC gain = 1 to reduce Mp from 30% to <= 16%

clear all; n=[ ]; d=[1 6 5]; ess2ramp = 0.1; Kvd = 1/ess2ramp; Kva = n(end)/d(end); %after introducing 1/s KI = Kvd/Kva; %get TF after closing the G(s) and KI/s loop ni=[n 0]; di=[d 0]+KI*[0 n]; figure(1); clf; margin(ni,di); grid; x=ginput(1); w_gcd = x(1); %get desired w_gc KP = 1/abs(polyval(ni,j*w_gcd)/polyval(di,j*w_gcd)); ngc = conv(n, [KP KI]); dgc = conv(d, [1 0]); figure(2); margin(n,d); hold on; margin(ngc,dgc); [ncl,dcl]=feedback(ngc,dgc,1,1); figure(3);step(ncl,dcl); grid;

%follow with a lead controller with DC gain =1 %to make Mp=30% ==> Mp<=16% [GM,PM,wpc,wgc]=margin(ngc,dgc); w_gcd=wgc; PMd=54+6; phimax = (PMd-PM)*pi/180; alpha=(1+sin(phimax))/(1-sin(phimax)); zlead=w_gcd/alpha^.25; plead=w_gcd*alpha^.75; ngcc = conv(ngc, alpha*[1 zlead]); dgcc = conv(dgc, [1 plead]); figure(2); margin(ngcc,dgcc); grid; [ncl,dcl]=feedback(ngcc,dgcc,1,1); figure(5);step(ncl,dcl); grid; figure(6);step(ncl,[dcl 0]); grid; %ramp response

Original system After PI alone With PI and lead

Mp <= 16% is met.

Ess=0.1 y=t