8133A Overview. 8133A Overview 10-Feb04 Page 2 8133A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

Slides:



Advertisements
Similar presentations
NS Training Hardware.
Advertisements

Programmable Interval Timer
Sistemi Elettronici Programmabili13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I2CI2C PORT A SPI PORT B 16-BIT.
Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,
CHAPTER 1 Digital Concepts
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Tabor Electronics Ltd. Hands-on Training - ArbConnection By Moti Glazer.
1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Diamond D10 Test Platform
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
FID Based Pulse Generators for Accelerator Applications Vladimir M. Efanov FID GmbH, 25 Werkstrasse, Burbach, D-57299, Germany 2006.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
Sequential Networks Two major classes of Sequential Circuits 1.Fundamental Mode – A sequential circuit where: Only one input is allowed to change at any.
DATA ACQUISITION Today’s Topics Define DAQ and DAQ systems Signals (digital and analogue types) Transducers Signal Conditioning - Importance of grounding.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
7/23 Timers in Coldfire Processor Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee (480)
PIT: Programmable Interval Timer
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
2.5Gbps jitter generator Part 1 final presentation.
System Clocks.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
TLA5000B Series Logic Analyzer Fact Sheet Breakthrough solutions for real-time digital systems analysis Featuring:  125 ps-resolution MagniVu™ acquisition.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Signality System Engineering Co., LTD. Signality System Engineering Co., LTD. 訊利電業股份有限公司 SanCode 100/256 Test System High Speed System Interface TX / RX.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
CCP MODULES  The CCP module (Capture/Compare/PWM) is a peripheral which allows the user to time and control different events.  Capture Mode provides.
8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
A CTIVITY II: ALICE ITS R EADOUT E LECTRONICS S ERIAL L INK C HARACTERIZATION Hira Ilyas Madiha Tajwar Jibran Ahmed Raise Ikram (carrier board) Dr. Attiq.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M35 Avanex lead Description of Work –Establish test bed suitable to validated the optical.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
Clock in Digital Systems. Combinational logic circuit A combinational logic circuit is one whose outputs depend only on its current inputs
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
#1 of 10 Tutorial Introduction PURPOSE -To explain how to configure and use the Timer Interface Module in common applications OBJECTIVES: -Identify the.
575 Features Overview. Existing Features ► System Modes ► Independent Channel Modes ► System Gating ► Channel Gating ► External Trigger ► Channel Multiplexing.
WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M41(tbc) CIP now lead Description of Work –Establish test bed suitable to validated the.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
WISDOM Demonstrator End of project experiment to demonstrate optical security checking Hardware/software for TCP port checking Proposal –Use software defined.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
EKT124 Digital Electronics 1 Introduction to Digital Electronics
vXS fPGA-based Time to Digital Converter (vfTDC)
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Clock in Digital Systems
ME3200 ELECTRONIC INSTRUMENTATION AND MEASUREMENT (INDUCTION PROGRAM) [Slide 3] Function/Arbitrary Waveform Generator BY DREAMCATCHER
AT91 Memory Interface This training module describes the External Bus Interface (EBI), which generatesthe signals that control the access to the external.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
BASE BAND DECODER Project Team Gurrampati Venkatakrishna Reddy
Programmable Interval Timer
Digital Circuits for Photon-Counting Pixel Detectors
Presentation transcript:

8133A Overview

8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram

8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications

8133A Overview 10-Feb04 Page A Key Specifications 33 MHz to 3 GHz Pulse Generator up to 3.0 Vp-p Amplitude Transition Times < 60 ps (20% - 80%) Differential outputs Inter channel delay & deskew capability Optional second pulse or pulse/data channel (PRBS ) Programmable by SCPI commands via GPIB

8133A Overview 10-Feb04 Page A Application Examples High speed clock generation up to 3 GHz System Trigger source PRBS generation for BER measurements Stimulating high speed data and telecommunication devices for characterization and functional test

8133A Overview 10-Feb04 Page A Training Agenda 2) Operational Overview

8133A Overview 10-Feb04 Page A Operating Concept Access to all variable pulse parameters by push buttons and vernier keys PRBS Hardware generated 32 bit free programmable memory All parameters are remote programmable via GP-IB by SCPI commands

8133A Overview 10-Feb04 Page A Data Generation Hardware Generated PRBS based on a polynomial does not use up data memory 32 bits of Memory Depth free programmable by vernier keys to set logical ‘1’ and ‘0’ Up to 3 GBit/s signal data rate in NRZ or RZ data format

8133A Overview 10-Feb04 Page A Pulse Period Setting Period range is 330 ps to ns represents frequency range from 33.3 MHz to GHz System clock for single or dual channel instruments Minimum resolution is 1 ps Accuracy is ±0.5 % (±0.1 % typical) External clock mode available, range 33 MHz to 3 GHz Instrument is not triggerable

8133A Overview 10-Feb04 Page A Delay & Deskew Setting When Option 001, 002 or 003 installed Maximum range for delay & deskew is ns to ns Set in reference to the trigger output Can be set individually for each channel Minimum resolution is 1 ps Accuracy is +/- 50 ps Press delay button twice to enter deskew mode

8133A Overview 10-Feb04 Page A Width/Duty Cycle Setting Width range is 150 ps to period ps Maximum width setting is 10,000 ps = ns Minimum resolution is 1 ps Accuracy +/- 100 ps Duty Cycle is subject to Width and Period, range 0% to 100%

8133A Overview 10-Feb04 Page A Programmable Output Levels Instrument is over-programmable to achieve the specified amplitude. Amplitude doubles into open circuits.

8133A Overview 10-Feb04 Page A Training Agenda 3) Block Diagram

8133A Overview 10-Feb04 Page A Block Diagram YIG Clock Generator External Clock Mode Not Triggerable Delay generated on Timing Board Optional second Pulse/Data Channel with PRBS data generator