Clock Routing CLOCK H-Tree Network Observe: Only Relative Skew is Important CLOCK Main clock driver Secondary clock drivers Reduces absolute delay. Makes.

Slides:

Advertisements

Similar presentations

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Advertisements

1 VLSI Digital System Design Clocking. 2 Clocked System Basic structure Q DlogicQ D clock.

Digital Integrated Circuits A Design Perspective

L06 – Clocks Spring /18/05 Clocking.

(Neil west - p: ). Finite-state machine (FSM) which is composed of a set of logic input feeding a block of combinational logic resulting in a set.

Intel Microprocessor Features Pentium  IIPentium  IIIPentium  4 MPR Issue June 1997April 2000Dec 2001 Clock Speed 266 MHz1GHz2GHz Pipeline Stages 12/14.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 17 - Sequential.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Digital Integrated Circuits A Design Perspective Timing Issues Jan M. Rabaey Anantha Chandrakasan.

Sequential Definitions  Use two level sensitive latches of opposite type to build one master-slave flipflop that changes state on a clock edge (when the.

Reconfigurable Computing - Clocks John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western Australia.

CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey’s Digital Integrated Circuits,

Lecture 21: Packaging, Power, & Clock

July Clock Distribution Shmuel Wimer Bar Ilan Univ. Eng. Faculty Technion, EE Faculty.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

Clock Design Adopted from David Harris of Harvey Mudd College.

© H. Heck 2008Section 4.11 Module 4:Metrics & Methodology Topic 1: Synchronous Timing OGI EE564 Howard Heck.

Chapter 11 Timing Issues in Digital Systems Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory August 20, 2004; Revised - July.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 Complex Digital Circuits Design Lecture 2: Timing Issues; [Adapted from Rabaey’s Digital Integrated.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

SEQUENTIAL LOGIC Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Digital Integrated Circuits© Prentice Hall 1995 Timing ISSUES IN TIMING.

A Novel Clock Distribution and Dynamic De-skewing Methodology Arjun Kapoor – University of Colorado at Boulder Nikhil Jayakumar – Texas A&M University,

Lecture 8: Clock Distribution, PLL & DLL

Digital System Clocking:

 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.

Phase Locked Loop Design Matt Knoll Engineering 315.

What’s on the Motherboard? The two main parts of the CPU are the control unit and the arithmetic logic unit. The control unit retrieves instructions from.

FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.

GUIDED BY: Prof. DEBASIS BEHERA

Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)

TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.

Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.

GPS based time synchronization of PC hardware Antti Gröhn

ECE 353 Introduction to Microprocessor Systems Michael Schulte Week 13.

Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira

The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.

1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

1 Interconnect/Via. 2 Delay of Devices and Interconnect.

Spring 2006EE VLSI Design II - © Kia Bazargan 332 EE 5324 – VLSI Design II Kia Bazargan University of Minnesota Part VIII: Timing Issues.

111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.

Reading Assignment: Rabaey: Chapter 9

Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.

Chapter 11 I/O Management and Disk Scheduling Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and.

Interconnect/Via.

Page 1EL/CCUT T.-C. Huang Nov TCH CCUT Introduction to IC Design Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.

Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.

D ESIGN AND I MPLEMENTAION OF A DDR SDRAM C ONTROLLER FOR S YSTEM ON C HIP Magnus Själander.

EE 597G/CSE 578A Project Proposal Presentation Phase-Locked Loop Han-Wei Chen & Ming-Wei Liu The Pennsylvania State University.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.

EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003 Rev /05/2003.

EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003.

Phase-Locked Loop Design PREPARED BY:- HARSH SHRMA ( ) PARTH METHANIYA ( ) ARJUN GADHAVI ( ) PARTH PANDYA (

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 19: Timing Issues; Introduction to Datapath.

教育卡（电子卡）身份信息认证指导（学生）. 身份信息认证渠道教育卡管理中心为学生提供了 “ 教育卡官方网站 ” 和 “ 教育人人通客户端 ” 两种认证渠道。 1 教育人人通客户端 2 ●● 您可以在教育卡网站的 “ 人人通客户端 ” 版块下载江苏教育人人通客户端。

1 D. BRETON 1, L.LETERRIER 2, V.TOCUT 1, Ph. VALLERAND 2 (1) LAL ORSAY - France (2) LPC CAEN - France Super Nemo Absolute Time Stamper A high resolution.

EE 597G/CSE 578A Final Project

Low Jitter PLL clock frequency multiplier

DAC37J82 Settings Kang Hsia.

CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs

Phase-Locked Loop Design

Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003

CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs

Lecture 22: PLLs and DLLs.

Presentation transcript:

Clock Routing CLOCK H-Tree Network Observe: Only Relative Skew is Important CLOCK Main clock driver Secondary clock drivers Reduces absolute delay. Makes Power-Down easier Sensitive to variations in Buffer Delay Local Area module Comb-Tree Network [©Prentice Hall]

DEC Alpha [©Prentice Hall]

DEC Alpha 21164: Clock Skew [©Prentice Hall]

System Level Synchronization [©Prentice Hall] Reference clock  PC board Chip 1Chip 2 Logic I/O Data  1 ’  2 ’  1 “  2 “ Crystal-based clock-generator C l o c k G e n e r a t o r C l o c k G e n e r a t o r

Skew of Local Clocks vs Reference [©Prentice Hall]

Phase-Locked Loop Based Clock Generator [©Prentice Hall] Phase detector Charge pump Up Down Loop filter VCO Clock decode & buffer Divide by N Reference clock Local clock  1  2... V contr Acts also as Clock Multiplier Up Down