Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. 9 th Workshop on Electronics for LHC Experiments. Amsterdam.

Slides:



Advertisements
Similar presentations
The ATLAS Pixel Detector
Advertisements

UNIVERSITA’ DEGLI STUDI DI NAPOLI FEDERICO II Luigi Cimmino November 12 th, Tokyo INTERNATIONAL WORKSHOP ON MUON & GEO-RADIATION PHYSICS FOR EARTH.
Token Bit Manager for the CMS Pixel Readout
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
9 th Workshop on Electronics for LHC Experiments 2 October 2003 P. Antonioli (INFN/Bologna) A 20 ps TDC readout module for the Alice Time of Flight system:
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
13/17 Sept th Workshop on Electronics for LHC and future experiments P. Antonioli INFN-Bologna 1.The TDC module of ALICE/TOF 2.Irradiation at.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
LHCb front-end electronics and its interface to the DAQ.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
TPC electronics Status, Plans, Needs Marcus Larwill April
IB PRR PRR – IB System.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Tracking at the Fermilab Test Beam Facility Matthew Jones, Lorenzo Uplegger April 29 th Infieri Workshop.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
CMS Drift Tubes Gruppi di Bologna, Padova, Torino G.M. Dallavalle
FF-LYNX: 2010 & H Luca Fanucci Pisa, 14 Giugno 2011.
F. Odorici - INFN Bologna
Nuclear Science Symposium (NSS)
CMS DETECTOR PHYSICS PERFORMANCE:
CMS DT Chambers Read-Out Electronics
Novosibirsk, September, 2017
ESR for the muon DT Minicrate System
Pressure monitoring system for the CMS muon chambers
9th Workshop on Electronics for LHC Experiments.
Readout System of the CMS Pixel Detector
Electronics System Review
Status report of the ATLAS SCT optical links
Trigger Server: TSS, TSM, Server Board
ESR for the muon DT Minicrate System
Electronics System Review
The Read Out Driver for the ATLAS Muon Precision Chambers
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Data Concentrator Card and Test System for the CMS ECAL Readout
Presentation transcript:

Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. 9 th Workshop on Electronics for LHC Experiments. Amsterdam. September 29 th - October 3 rd, 2003

2 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 It is part of the electronics of the DT chambers of CMS muon detector: (Readout + Trigger). The aim is the time digitalization and data transmission to DAQ of the incoming signals from the Front-End electronics of the chambers. The first two levels of this data acquisition system are being developed at CIEMAT (Madrid, SPAIN): DDU USC55 Control Room DT chamber CMS DETECTOR Read Out Boards (ROB) Read Out Server boards (ROS) 30 m. LVDS copper link Towers 100 m. Optical link

1 Superlayer Φ 1 Superlayer θ Honeycomb 1 Superlayer Φ 1 Superlayer θ Honeycomb 1 Superlayer Φ 4 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003

Time measurement with respect to L1 Accept 5 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 Drift Time t  x L1 Accept Latency Trigger 2314 Bunch crossing V drift ~ cte T max drift time ~400 ns >> T bunch crossing 25 ns 1234  Overlapping

40.08 MHz clock cm -2 s -1 luminosity, at 25 ns bunch crossing. 10 Hz/cm -2 charged particles rate. L1 Accept reduces to 1 Hz/cm 2 of muons => ~1 KHz/DT chamber cell. 250 DT-chambers, a total of 172,200 anode channels. Overlapping triggers due to a drift time of ~450 ns. Trigger latency of 3.2  s. Radiation hard devices are not going to be employed, radiation tests have to be performed to every component. 100 KHz triggers neutron fluence 10 years < cm -2 charged particles flux < 10 cm -2 s year integrated dose ~ 1 Gy Stray magnetic fields, in the barrel region around 0.08 Teslas. Limited maintenance for 10 years of operation. 6 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003

7 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 Developed by the CERN/EP-MIC group, and produced by IBM in 0.25  m CMOS technology.  4 registers/channel before L1 buffer.  4 L1 buffers of 256 words, each shared by 8 channels.  Triggers stored in 16 words deep FIFO.  256 words deep readout FIFO.

8 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 LHC clock operation (40.08MHz). Highly programmable which provides flexibility. High integration, 32 channels per chip. Overlapping trigger handling. Trigger latencies (50 μs) large enough to accommodate our requirements (3.2μs). Time resolution of ~265 ps RMS in low resolution mode (Required resolution~1ns) Implemented in a radiation tolerant technology, up to levels of 30 Krad total dose with slight increase in power consumption. Up to 2MHz hit rates, much more than our needs (noisy channels ~ tens of KHz). Up to 1 MHz trigger rates, enough for 100 KHz maximum estimated. Bunch and event identification. JTAG port for programming and monitoring. Flexible read-out interface: parallel, serial or byte-wise. Error flags signalling lost of events, TDC internal errors, etc. and self-bypass on error.

9 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, HPTDC/ROB Compromise between #boards and #unused channels. READOUT INTERFACE DIAGRAM JTAG INTERFACE DIAGRAM   Clock synchronous token ring passing scheme where one TDC is configured as Master.   Bypass on error mechanism implemented.   An Altera FPGA manages the data_ready/get_data transmission protocol, slowing down the readout frequency to 20 MHz.   Clock synchronous token ring passing scheme where one TDC is configured as Master.   Bypass on error mechanism implemented.   An Altera FPGA manages the data_ready/get_data transmission protocol, slowing down the readout frequency to 20 MHz. Serializer parity) clock

10 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 Power consumption: 2.5 V (0.5A) and 3.3V (0.5A) ~ 4 W. Power supply protection circuitry: In case of 2.5V current consumption over 1.5 A or 3.3V over 1A, power supply is disconnected, with powering on cycles every 700 ms (reduces to 10% power consumption). Sensor on board for temperature, 2.5V and 3.3V voltage and 2.5 V current monitoring. (Maxim DS2438). 32 bits/HPTDC word Master header and trailer Error signaling Timing and positional information (# TDC and # channel). Byte-wise readout (8 bits data+1 parity+2 byte ID) DS92LV1021 serializer (12 bits: 10 data + 2 start/stop) at 20 MHz.

11 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 Master of the Data_Ready/Get_Data protocol slowing down readout to 20 MHz. Manages the channels enabling mechanism for testing chambers during spill interleaves, simulating artificial tracks. Triple redundancy registers have been implemented (solves 1 bit upsets) and a single event upset counter for radiation tests. Master of the Data_Ready/Get_Data protocol slowing down readout to 20 MHz. Manages the channels enabling mechanism for testing chambers during spill interleaves, simulating artificial tracks. Triple redundancy registers have been implemented (solves 1 bit upsets) and a single event upset counter for radiation tests. LVDS pair for ROB-ROS link LVDS clock signal ROBUS (RO-MC control bus) 128 LVDS signals from DT chambers channels (They are also retransmitted to trigger logic) Independent powering up signals (up to 7 ROB´s) ROB address lines JTAG lines other control lines (test pulses...)

12 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 Time resolution: ~ 265 ps Neighbour channels crosstalk: Below half HPTDC bin resolution < ±0.35 ns Irradiation tests at the Cyclotron Research Centre (UCL): 5·10 10 p.cm -2 of 60 MeV protons. SEU: MTBF HPTDC = 3.8 days in the whole detector MTBF ALTERA = 3.4 days in the whole detector TDC can stand high hit rates, including noisy channels (~MHz) and this only affects 1 group of 8 channels. Test beams at Gamma Irradiation Facility (CERN): Oct. 01: test beam at GIF. Including a 25 ns structured beam May. 03: One full Minicrate operational. No errors found. Temperature cycling: Regulators (< 5mV/30ºC). 2.5 V current variations 0.4 mA/ºC. Time shift: 900ps/70ºC (14ps/ºC). Max variation ~40 ps/ºC. (30% due to LVDS-TTL receptors). Lifetime test: ROB fully operational at 105ºC ambient temperature for 4 months (3100 hours).

13 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 MB1 MB2 MB3 MB4 Link board MINICRATE TRB CCB Power supply 40A 1.5A 40 MHz CLOCK ROB RO- Link board ROB RO-link ROBUS Chamber signals TTC+Slow control to ROS 250 Minicrates 1500 ROB´s: Rob ROB-32 TRB SB

15 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 CPLD FPGA Equalizer CLC014AJE Deserializer DS92LV1212A FIFO IDT72V243 EqualizerDeserializerFIFO X 4 X 7 CPLD EqualizerDeserializerFIFOEqualizerDeserializerFIFO X Token ring # event GOL Optical Transmitter Memory 25 CHANNELS 1 wheel sector

16 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 ROB-ROS link: 30m copper AC coupled LVDS link RJ-45 cable from ROB´s. Link bandwidth: 240 Mbps. Throughput: 16Mbps. Measured BER < ROS-DDU link: 100m optical link to DDU in USC55 control room. GOL: 8B/10B Ethernet Slow (800 Mbps max. Bandwidth) 850 nm VCSEL Honeywell HFE419x-521 on 62.5/125  m multimode fiber LC conectorized. Link max. Bandwidth: 800Mbps. Throughtput: 270Mbps. ROB-ROS link: 30m copper AC coupled LVDS link RJ-45 cable from ROB´s. Link bandwidth: 240 Mbps. Throughput: 16Mbps. Measured BER < ROS-DDU link: 100m optical link to DDU in USC55 control room. GOL: 8B/10B Ethernet Slow (800 Mbps max. Bandwidth) 850 nm VCSEL Honeywell HFE419x-521 on 62.5/125  m multimode fiber LC conectorized. Link max. Bandwidth: 800Mbps. Throughtput: 270Mbps. 9U board located inside racks in towers of the CMS detector. Its task is the multiplexation of the data coming from the ROB´s of one whole sector of each wheel. 9U board located inside racks in towers of the CMS detector. Its task is the multiplexation of the data coming from the ROB´s of one whole sector of each wheel. TOTAL:60 ROS: 12 ROS/wheel 25 channels/ROS it also accepts trigger data from the backplane for testing and synchronisation purposes. TOTAL:60 ROS: 12 ROS/wheel 25 channels/ROS it also accepts trigger data from the backplane for testing and synchronisation purposes. It also has a power supply protection circuit. A pooling is done by a CPLD every 4 links to align events and fasten transmission. A token ring connects all CPLD´s for data flow to optical link management. ROB data format is modified to include additional information like ROB number and ROB/ROS link status (transmission errors and unlocks). 1MB memory for testing and data flow snapshots for traceability in case of TX errors. It also has a power supply protection circuit. A pooling is done by a CPLD every 4 links to align events and fasten transmission. A token ring connects all CPLD´s for data flow to optical link management. ROB data format is modified to include additional information like ROB number and ROB/ROS link status (transmission errors and unlocks). 1MB memory for testing and data flow snapshots for traceability in case of TX errors.

17 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, Kbytes FIFO per channel. 1Mword deep memory. Data accessible from VME, stored on memory or transmitted through 800Mbps copper link. 6U VME board

18 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 Irradiation tests at the Cyclotron Research Centre (UCL): 5·10 10 p.cm -2 of 60 MeV protons. SEU: MTBF FIFO = 2.3 days in the whole detector MTBF EQUALIZ = 17.2 days in the whole detector MTBF DESERIALIZER = 10.6 days in the whole detector May 2003 Test beam at Gamma Irradiation Facility (CERN): 1 ROS-8 operated in VME mode connected to 1 Minicrate. No errors found.

19 “ Overview of the Read-Out System for the CMS Drift Tube Chambers.” Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. Amsterdam. September 29 th - October 3 rd, th Workshop on Electronics for LHC Experiments. October 2 nd, 2003 The chosen architecture fulfil the experiment requirements of trigger and hit rate, radiation tolerance, limited maintenance and power consumption among others. The final architecture of the read-out system for the CMS drift tube chambers is presented. It consists on two types of boards: ROB ROB: for time digitalization ROS ROS: for merging data from ROB´s and transmitting to DDU.