1076.1.1 Integration Subcommittee May 26, 2010 Meeting David W. Smith IEEE DASC P1076.1 Working Group

Slides:



Advertisements
Similar presentations
Completeness and Expressiveness
Advertisements

PZ03D Programming Language design and Implementation -4th Edition Copyright©Prentice Hall, PZ03D - Program verification Programming Language Design.
Chapter 11 Verilog HDL Application-Specific Integrated Circuits Michael John Sebastian Smith Addison Wesley, 1997.
1 Semantic Description of Programming languages. 2 Static versus Dynamic Semantics n Static Semantics represents legal forms of programs that cannot be.
Algebra Problems… Solutions Algebra Problems… Solutions © 2007 Herbert I. Gross Set 4 By Herb I. Gross and Richard A. Medeiros next.
Four Dark Corners of Requirements Engineering
Temp Conversions Centigrade, Fahrenheit, Absolute.
Topics of Lecture Structural Model Procedures Functions Overloading.
Nature of Science Metric System-International System of Units (SI)
Measurements and Calculations
HL7 RIM Exegesis and Critique Regenstrief Institute, November 8, 2005 Barry Smith Director National Center for Ontological Research.
Software Documentation Written By: Ian Sommerville Presentation By: Stephen Lopez-Couto.
Objectives To learn how dimensional analysis can be used to solve problems To learn the three temperature scales To learn to convert from one temperature.
Chapter 4 Motion in Two Dimensions. Using + or – signs is not always sufficient to fully describe motion in more than one dimension Vectors can be used.
T. Dawson, TASC 9/11/13 Use of a Technical Reference in NASA IV&V.
Chapter 2 Measurements and Calculations. Chapter 2 Table of Contents Return to TOC Copyright © Cengage Learning. All rights reserved 2.1 Scientific Notation.
MAPLDDesign Integrity Concepts You Mean We’re Still Working On It? Sustaining a Design.
Measurement theory - for the interested student Erland Jonsson Department of Computer Science and Engineering Chalmers University of Technology.
Processing of structured documents Spring 2002, Part 2 Helena Ahonen-Myka.
1 Section 1.1 A Proof Primer A proof is a demonstration that some statement is true. We normally demonstrate proofs by writing English sentences mixed.
Warm up Determine whether the graph of each equation is symmetric wrt the x-axis, the y-axis, the line y = x the line y = -x or none x-axis, y-axis,
 Three-Schema Architecture Three-Schema Architecture  Internal Level Internal Level  Conceptual Level Conceptual Level  External Level External Level.
Copyright © Cengage Learning. All rights reserved. CHAPTER 3 THE LOGIC OF QUANTIFIED STATEMENTS THE LOGIC OF QUANTIFIED STATEMENTS.
Basic Overview of VHDL Matthew Murach Slides Available at:
Section 5.1 Scientific Notation and Units 1.To show how very large or very small numbers can be expressed in scientific notation 2.To learn the English,
IEEE MEDIA INDEPENDENT HANDOVER DCN: Title: Clarification for Handover Primitives Date Submitted: February,
Arrays Arrays in C++ An array is a data structure which allows a collective name to be given to a group of elements which all have.
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
Chapter 1 Section 3 Measurement. Objectives and Questions.
Real numbers In algebra, we work with the set of real numbers, which we can model using a number line. Real numbers describe real-world quantities such.
Whiteboardmaths.com © 2004 All rights reserved
Metric System Basics. Metrics Scientists are very lazy, they don’t want to have to remember all of those different conversions. So instead we use the.
Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.
1 Copyright © Cengage Learning. All rights reserved. 2. Equations and Inequalities 2.1 Equations.
Predicates and Quantifiers Dr. Yasir Ali. 1.Predicates 2.Quantifiers a.Universal Quantifiers b.Existential Quantifiers 3.Negation of Quantifiers 4.Universal.
VHDL Discussion Subprograms IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.
Table-driven Modeling Subcommittee October 11, 2010 – 8am PDT – 5pm CEST (updated slides) Joachim Haase.
Doc.: IEEE /084r0 Submission March 2000 David Skellern, RadiataSlide 1 Comments by P WLAN WG on P WPAN High Rate Study Group PAR 7.
Section 5.1 Scientific Notation and Units Steven S. Zumdahl Susan A. Zumdahl Donald J. DeCoste Gretchen M. Adams University of Illinois at Urbana-Champaign.
David Leal / Ontology Summit Synthesis Panel - 26-Mar URI for quantities, units and scales Motivation  URIs are being assigned to quantities,
Chemistry Math Crunch Do you have what it takes?.
© 2012 Pearson Education, Inc. Units of Measurement.
Table-driven Modeling Subcommittee June 7, 2010 – 8am PDT – 5pm CEST Joachim Haase.
1 ECE 3301 General Electrical Engineering Section 19 Maximum Power Transfer Theorem.
P SystemC Analog/Mixed-Signal (AMS) extensions Working Group July 6, 2015 | Martin Barnasconi | P Chair.
VHDL-AMS Reballoting FDL'03, 9/24/2003 Ernst Christen.
I&C Lab Seminar Procedure for the Software Requirements Specification for Safety Critical Systems Seo Ryong Koo Korea Advanced Institute Science.
Unit 5 Measurement – Derived Units Area and volume units (1.10) Density (1.11) Temperature scales and their interconversion (1.12) Energy units and their.
Table-driven Modeling Subcommittee November 8, 2010 – 8am PST – 5pm CET Joachim Haase.
May 20, 2010 Meeting David W. Smith
Table-driven Modeling Subcommittee March 7, 2011 – 8am PST – 5pm CET
April 22, 2010 Meeting David W. Smith
Introduction to Scientific Method
Translate the following into an algebraic expression:
OASIS Quantities and Units of Measure Ontology Standard (QUOMOS) An Introduction v Rev. D / April
Arab Open University 2nd Semester, M301 Unit 5
TEMPERATURE CONVERSION
Software Documentation
Introduction To Flowcharting
Temperature Conversions
Objectives To learn how dimensional analysis can be used to solve problems To learn the three temperature scales To learn to convert from one temperature.
Introduction.
Structural style Modular design and hierarchy Part 1
Copyright Joanne DeGroat, ECE, OSU
VHDL Discussion Subprograms
VHDL Discussion Subprograms
Similar Figures and SCALE
How do you achieve deterministic concurrent simulation.
Copyright Joanne DeGroat, ECE, OSU
1.7 – Dimensional Analysis
Presentation transcript:

Integration Subcommittee May 26, 2010 Meeting David W. Smith IEEE DASC P Working Group

Agenda Call to order Volunteer for minutes Approval of agenda Review and approve meetings from April 28 th meeting Review action items and any content provided from them Discussion Next Meeting AOB Adjourn 5/26/20102VHDL-AMS Integration

Action Items Ernst – Locate paper on dimensional analysis (David posted in group work area) David – develop scope with use cases 5/26/20103VHDL-AMS Integration

Scope has 3 items – Add into LRM (most of document becomes machine readable code and rest is simple textual description) – Review all definitions and comments against SI (normalize comments with SI10 standard) – Add support for compatible natures with quantities that are scaled and translated from SI units (remaining scope) 5/26/2010VHDL-AMS Integration4

Compatible Units SI units are used as the basis for all units in VHDL- AMS Quantities, Natures, and Terminals are defined with respect to these units ( define many of the physical domains) Engineers are not limited to SI in their work and still use units derived from SI. Examples are: – Centigrade or Fahrenheit for temperature – Inches, mils, cm for distance – Etc… 5/26/2010VHDL-AMS Integration5

Possible conversions Expressions in Simultaneous statements contain quantities that could be of different but derived units – mix of temperature in Kelvin and Fahrenheit. Actual port and formal port being terminals or quantities that have different but derived units – thermal defined in Centigrade for actual or formal and defined in Kelvin for other port (for terminals), similar for quantities 5/26/2010VHDL-AMS Integration6

Scope and Rational For expressions trying to handle the difference in units results in the need for units to be a part of the logic and to handle a unit algebra. The intent here is that all quantities used within an entity/architecture should be consistent and no check is done to see if they are. This is a natural consequence of all quantities are subtypes of real and equivalent. 5/26/2010VHDL-AMS Integration7

Scope and Rational (continued) Actual and formal port conversion is the case where the port is different in the architecture and its parent. Again, consistency within an architecture/entity is assumed to be reasonable and the only issue is using an entity defined with one set of ports but used in an architecture with a different, but compatible set of ports. Example is a thermal resistance modeled with temperature in Centigrade used in a thermal network that is defined in Kelvin. For port quantities there is no checking that the quantities are compatible since they are all subtypes of real. For port terminals the formal and actual subnatures must be the same (12.2.4). 5/26/2010VHDL-AMS Integration8

Scope and Rational (continued) The desired goal is to be able to check that the formal and actual quantities (for either a quantity or a terminal) are scaled and translated so that the value when used and referenced in the architecture containing the formal uses the units and values of the formal and when in the architecture containing the actual it uses the units and values of the actual. Example: – Architecture a1 of entity a has a terminal T defined as thermal_kelvin. It has connected to this terminal to entities (b and c with architectures b1 and c1 respectively). The port of entity b is defined as thermal_kelvin. The port of entity c is defined as thermal_centigrade. – The terminal T in a1 is always seen as being in kelvin. – The terminal connected from b1 is seen as kelvin in a1 and in b1. – The terminal connected from c1 is seen as kelvin in a1 but in centigrade in b1. What this means is that there is a scaling and translation of the temperature values to kelvin in a1. (or from kelvin in b1). The same discussion is appropriate if it is not a terminal but a free quantity in a1 and port quantities in b and c. 5/26/2010VHDL-AMS Integration9