Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/2012 1.

Slides:



Advertisements
Similar presentations
The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
Advertisements

Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
The MAD chip: 4 channel preamplifier + discriminator.
Status of the Clermont-Ferrand R&D works Tilecal upgrade meeting at CERN (11 February 2015) François Vazeille on behalf of Clermont-Fd team ● Active Dividers:
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
I.Tsurin Liverpool University 08/04/2014Page 1 ATLAS Upgrade Week 2014, Freiburg, April 7-11 I.Tsurin, P.Allport, G.Casse, R.Bates, C. Buttar, Val O'Shea,
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Feb, 13, 2008.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Apr, 16, 2008.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
CaRIBOu Hardware Design and Status
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
3 rd Work Meeting of CBS-MPD STS, Karelia, 2009 Towards CBM STS Volker Kleipa, GSI Darmstadt.
Detector R&D for Muon Chamber Anand K. Dubey For VECC group.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
SCT Week 2 Oct 2002N.P. Hessey NIKHEF1 Status ATLAS SCT 2002 NIKHEF Contributions to ATLAS: Magnets – discussed by Frank Trigger DCS Muon MDT and alignment.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
STATUS OF NOKER PULSER FOR SHORT MAGNETS C. C. JENSEN DECEMBER 4, 2013.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
CEDAR Support Structure Peter Sutcliffe 24 th January 2011.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
RAL, 17-May-2007Vladimir Rajović / Birmingham MAPS TEST PCB SCHEMATICS REVIEW.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
DCS meeting27.Sep.2002 Serguei Zelepoukine (IHEP, Protvino) Contents: 1. Front-end electronics: problems & solutions. 2. DCS cabling outside the ECAL detector.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.
05/12/2014 Gerrit Jan Focker, BE/BI/PM 1 PSB-Injection H - and H 0 Dump detectors and Stripping Foil current measurement.
G. Kieft Nikhef Amsterdam Electronics- Technology PMT tubes PMT bases PMT asic’s Automatic tester for PMT bases Camac test set-up for PMT tubes LeCroy.
Requested hardware for Clermont-Ferrand in the test beam 2015 September 23 Roméo Bonnefoy and François Vazeille This material is provided by LPC and Collaboration:
E.Gushchin,S.Filippov(INR,Moscow) 16 April 2008Calo commissioning meeting CERN PS/SPD LED monitoring system status General status LED signal is used for.
News from PNPI Presented by N. Bondar for B. Bochin Cagliari 8/10/2015.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
PADME Front-End Electronics
Setup for automated measurements (parametrization) of ASD2 chip
Calorimeter Mu2e Development electronics Front-end Review
Analog FE circuitry simulation
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
T1 Electronic status Conclusions Electronics Cards:
Mini-drawers, FE-ASIC , Integrator
HB RM prototype component status
HPS Motherboard Electronic Design
Front-end electronic system for large area photomultipliers readout
University of California Los Angeles
Presentation transcript:

Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/2012 1

R.Staley, CEDAR UK Meeting - Liverpool - 3rd May CEDAR PMT Socket Production 1 PMT socket uses 2 PCB discs. Made as a panel of 8 ‘discs’: Populate Both sides Dynode bias resistors + coupling capacitors Pop-out & Assemble

R.Staley, CEDAR UK Meeting - Liverpool - 3rd May CEDAR PMT Socket Production As of Mid-day 1 st May panels populated on 1 side. (Simon Pyatt) PMT socket tested before handing over to Liverpool University Ohmmeter to check resistor bias network Multimeter to check capacitors High voltage power check

R.Staley, CEDAR UK Meeting - Liverpool - 3rd May CEDAR PMT Socket Timescales For 128 Sockets Assembled at Birmingham Mar.April 2012MayJuneJuly Aug Design - Done x Order Components x Layout at Birmingham x PCB Production x Design/Layout Checks with PMT PCB Assembly - UK Production Testing PMT Signal Cables - Find + Make ? Engineer (rjs) effort at 50% Technician effort at 50% Physicist / Student External PCB company 32 PMT Sockets 128 PMT Sockets + 5% Spares Holding item – Still to find a suitable cable ( thin, high-speed, differential, screened, LSZH ) CERN Stores ( ) no longer stocked RS, Farnell, …

All the patch panel (PP) schematics are finished The HV PMT PP layout is 95% finished. Will be completed next week and will then be sent to be manufactured by PCB-Pool and be ready for the end of May. The rest of the PP will follow and will be ready for June We are waiting for a high voltage connector from CERN for the HV PSU PP to see if it is suitable for our needs. There are two options for the HV cabling from the HV PMT PP to the Environmental Enclosure (EE) HV PSU PP.  Option 1: have loose HV cables from the HV PMT PP grouped together in groups of 32 and then fed to the PP in the EE.  Option 2: have another PP mounted on the detector, per HV PMT PP, so the HV cables are short, neat and tidy. Then connect a cable from this PP to the HV PSU PP on the EE. X.Serghi, CEDAR UK Meeting - Liverpool - 3rd May 2012

Option 1: Option 2: X.Serghi, CEDAR UK Meeting - Liverpool - 3rd May 2012

Needs mounting holes Tidy up PCB-Pool next week. ~8 day turn around for 4 PP A couple of days to populate board X.Serghi, CEDAR UK Meeting - Liverpool - 3rd May 2012

NINO board proposal ver. D (design which allows separation of NINO inputs and outputs) M. Krivda, CEDAR UK Meeting - Liverpool - 3rd May Max. 215 mm x 155 mm PCB 32 NINO Outputs to HPTDC 8 differential inputs from PMTs Edge facing incoming beam when folded down ELMB128-A 50mm x 67 mm DCS connectors (CAN bus daisy chain) DC power input IC 1 IC 2 IC 3 IC 4 IC 5 IC 6 IC 7 IC 8 SK 2 SK 1

NINO PCB M. Krivda, CEDAR UK Meeting - Liverpool - 3rd May

NINO board M. Krivda, CEDAR UK Meeting - Liverpool - 3rd May options for setting NINO Threshold Only one external power supply 7V is necessary => on-board regulators for analog 2.5V & 5V 3 separate GNDs: CAN bus, Digital, Analog The layer structure is: Top Tracks AGND Plane Inner tracks 1 Inner tracks 2 2v5 & 5v plane Bottom Tracks Ground guard rail around the NINO inputs

NINO board analog ground and cooling Voltage reg. LHC4913PDU needs cooling AGND must be isolated from other noisy grounds ! M. Krivda, CEDAR UK Meeting - Liverpool - 3rd May PowerSO-20 slug-up AGND (Possibility to isolate/detach heatsink from detector ground ???) The fixing hole connected to AGND through 0 ohm resistor

NINO board Schematic entry and specification of components -> done PCB design at RAL -> done Verification of design -> done Production -> RAL waiting for offer from 3 companies (2 options – 10 or 20 days) If delivery for RadTol version of components is too long => use standard ones and replace them later M. Krivda, CEDAR UK Meeting - Liverpool - 3rd May

NINO board timescale 10 or 20 working days for production, assembly (RAL organizes with external company) 3-4 days delivery to CERN 4 weeks for testing M. Krivda, CEDAR UK Meeting - Liverpool - 3rd May

Karim Massri – CEDAR UK meeting – Liverpool 3/05/ NINO test - Experimental setup NINO TRIGGER Passiv e splitter Florence preAmp/Differential Output Patch panel NINO→TD C ADC sampler TDC

Karim Massri – CEDAR UK meeting – Liverpool 3/05/ Getting the charge from the ADC ADC signals with amplitude > 1mV have been fitted with a Gaussian

Karim Massri – CEDAR UK meeting – Liverpool 3/05/ Checking the NINO threshold Value obtained from NINO checkpoint using Crispin's convertion factor (4 mV = 1 fC) ~5% losses due to a previous signal too close (<15 ns) [not relevant for our test]

Karim Massri – CEDAR UK meeting – Liverpool 3/05/ Results – Florence preAmp Minimum Affordable Threshold (MAT): 391 mV = pC Single Electron Response LOSS (Filled area): ~ 2.5% Pedestal →fit with exponential Signal →fit with a polya MA T

Karim Massri – CEDAR UK meeting – Liverpool 3/05/ Results – Differential Output Minimum Affordable Threshold (MAT): 180 mV = pC Single Electron Response LOSS (Filled area): ~ 0.06% Pedestal →fit with exponential Signal →fit with a polya MA T Pedestal measured by ADC seems to be greater than the NINO (cfr. MAT) → TO BE INVESTIGATED