ESA UNCLASSIFIED – For Official Use Background for Downlink Plug-in MAPPS User-Group Meeting.

Slides:



Advertisements
Similar presentations
Computer Organization and Architecture
Advertisements

Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures Pree Thiengburanathum Advanced computer architecture Oct 24,
Software & Services Group, Developer Products Division Copyright© 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
Information and Control in Gray-Box Systems Arpaci-Dusseau and Arpaci-Dusseau SOSP 18, 2001 John Otto Wi06 CS 395/495 Autonomic Computing Systems.
Chap 2 System Structures.
Operating-System Structures
G. Alonso, D. Kossmann Systems Group
CS-334: Computer Architecture
Informationsteknologi Friday, November 16, 2007Computer Architecture I - Class 121 Today’s class Operating System Machine Level.
Sampling and Randomness
The Sampling Distribution of the Sample Mean AGAIN – with a new angle.
Solar Orbiter SOWG 5| Richard Carr| Low Latency Pipeline Hosting and Delivery Architecture | Slide 1 ESA UNCLASSIFIED – For Official Use Solar Orbiter.
CSCI 639 Topics in Software Engineering Assignment #4 Fall 2006.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
Simulation of Memory Management Using Paging Mechanism in Operating Systems Tarek M. Sobh and Yanchun Liu Presented by: Bei Wang University of Bridgeport.
UPC/SHMEM PAT High-level Design v.1.1 Hung-Hsun Su UPC Group, HCS lab 6/21/2005.
Details for Today: DATE:18 th November 2004 BY:Mark Cresswell FOLLOWED BY:Literature exercise Model Assimilation 69EG3137 – Impacts & Models of Climate.
SOPS: The Science Operations Planning System for the first ESA Lunar Mission SMART-1.
A New Algorithm for Improving the Remote Sensing Data Transmission over the LEO Satellite Channels Ali Payandeh and Mohammad Reza Aref Applied Science.
Lecture 2 Process Concepts, Performance Measures and Evaluation Techniques.
Chapter 2: Operating-System Structures. 2.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 2: Operating-System Structures Operating.
Recall: Three I/O Methods Synchronous: Wait for I/O operation to complete. Asynchronous: Post I/O request and switch to other work. DMA (Direct Memory.
The Functions of Operating Systems Interrupts. Learning Objectives Explain how interrupts are used to obtain processor time. Explain how processing of.
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNA 3 v3.0 Module 4 Switching Concepts.
An Event-Driven Approach to Modeling Excitable Cells using Hybrid Automata Mike True, SUNY at Stony Brook A Joint Work with: Emilia Entcheva Radu Grosu.
Space Science MO&DA Programs - October Page 1 SS Evidence for Mass Fractionation in the Isotopic Composition of Solar Energetic Particles Although.
1Corot Science Week, Berlin, December 2003 Inside the COROT machine Overview of global loop for COROT operations Description of COROT Subsystems.
Chapter 2 Processes and Threads Introduction 2.2 Processes A Process is the execution of a Program More specifically… – A process is a program.
OPERATING SYSTEMS CS 3530 Summer 2014 Systems with Multi-programming Chapter 4.
1 11/29/2015 Chapter 6: CPU Scheduling l Basic Concepts l Scheduling Criteria l Scheduling Algorithms l Multiple-Processor Scheduling l Real-Time Scheduling.
Virtual Memory The memory space of a process is normally divided into blocks that are either pages or segments. Virtual memory management takes.
Precomputation- based Prefetching By James Schatz and Bashar Gharaibeh.
Haripriya Head, Integration Team Pratham, IIT Bombay 19 th June, 2010.
1 1 Slide © 2004 Thomson/South-Western Simulation n Simulation is one of the most frequently employed management science techniques. n It is typically.
GLAST Large Area Telescope LAT Flight Software System Checkout TRR Test Suites (Backup) Stanford Linear Accelerator Center Gamma-ray Large Area Space Telescope.
1. 2 Purpose of This Presentation ◆ To explain how spacecraft can be virtualized by using a standard modeling method; ◆ To introduce the basic concept.
Memory Management OS Fazal Rehman Shamil. swapping Swapping concept comes in terms of process scheduling. Swapping is basically implemented by Medium.
P. Mokashi IES Team Meeting, SwRI 29 May IES (SwRI) Develop sequences (flight and EQM test) Develop tables, macros and patches if necessary Test.
GTE+ Capacity Product Coordination (CPC) Workshop on 26 November 2008 Vladimir Outrata GTE Executive Committee Open Subscription Window recommendations.
7. LTP PLANNING EXERCISE: RESULTS Planning outcome Lessons learned from Planning Exercise.
ESA UNCLASSIFIED – For Official Use HSO-OP - Solar and Planetary Missions Division Solar Orbiter Instrument Operations, Data Handling and FDIR Ignacio.
1.  System Characteristics  Features of Real-Time Systems  Implementing Real-Time Operating Systems  Real-Time CPU Scheduling  An Example: VxWorks5.x.
ESA UNCLASSIFIED – For Official Use MAPPS Software Review Board.
Discovering Sensor Networks: Applications in Structural Health Monitoring Summary Lecture Wireless Communications.
ESA UNCLASSIFIED – For Official Use MAPPS Software Review Board.
Advanced Operating Systems CS6025 Spring 2016 Processes and Threads (Chapter 2)
CPU Scheduling CSSE 332 Operating Systems
OPERATING SYSTEMS CS3502 Fall 2017
Chapter 2: System Structures
Chapter 6: CPU Scheduling
RTS: Kernel Design and Cyclic Executives
July 2004 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: [Bi-Directional CTA] Date Submitted: [July.
Lecture 28: Virtual Memory-Address Translation
CPU Scheduling Basic Concepts Scheduling Criteria
Chapter 6: CPU Scheduling
Module 5: CPU Scheduling
Processor Fundamentals
TDC 311 Process Scheduling.
Chapter 6: CPU Scheduling
CPU SCHEDULING.
Virtual-Time Round-Robin: An O(1) Proportional Share Scheduler
RTS: Kernel Design and Cyclic Executives
RTS: Kernel Design and Cyclic Executives
Goldratt Research Labs
LAT Operations Scenario Subsystem Meetings
Chapter 2: Operating-System Structures
Chapter 6: CPU Scheduling
Chapter 6: CPU Scheduling
Observation Information we get from our senses alone.
Presentation transcript:

ESA UNCLASSIFIED – For Official Use Background for Downlink Plug-in MAPPS User-Group Meeting

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 2 ESA UNCLASSIFIED – For Official Use Driven by Solar Orbiter Mission Characteristics Bumpy Data Generation Profile. In- situ measure all the time Remote Sensing during 3 x 10 day windows every orbit (6 months) Approx. 165 day orbit 4 in-situ and 6 RS instruments Highly variable data rates. Factor 20 Science Data rates vary for each instrument (factor 100) Single transmitter High Data Latency

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 3 ESA UNCLASSIFIED – For Official Use Driven by Downlink Concept Data dependencies between instruments Even share of downlink would lead to large latencies on high producers days Pro-rata downlink chosen (higher data generation allocation higher => high downlink share). days In-Situ Remote-Sensing Equal downlink Pro-Rata downlink

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 4 ESA UNCLASSIFIED – For Official Use Practical Implementation 1 -Platform data comes down on daily on VC1 2 -Payload HK, Low Latency Data, and Selective come down daily on VC2 (Service 13/FTS) 3 -Normal Science “bulk” comes down on VC3, Service 15 (round robin) in time that is left. This time needs to be divided up pro-rata by giving a store a pro-rata share of time with priority. Time available for S15 varies; it depends on pass duration, data volume on higher priority channels and TM rate.

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 5 ESA UNCLASSIFIED – For Official Use To split the time for bulk up we would like to change the priorities from the command timeline. To do this we need to know: Duration of S15 downlink. Start Time of S15 (VC3 activation) End of pass Time of S15 activation depends on Volume of platform data Amount of payload HK, SD and LL data Data rate Some of this information is needed from simulation itself. Practical Implementation

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 6 ESA UNCLASSIFIED – For Official Use Once the start time of VC3 is known, the time S15 time is split among the stores according to a table (TDR – Table of downlink ratios) The TDR defines the ratios per store from time A to B. Typically it will change 2 or 3 times per orbit. For each period it gives a ratio value per store, based on orbital data allocation and generation profiles. The sum of all ratios is 1 The plugin has two priority values: High and Low (configurable in the TDR) Its gives all stores the a slot of appropriate time at high priority, during this time the other stores in the table have the low priority value. Plugin Implementation -TDR

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 7 ESA UNCLASSIFIED – For Official Use Not 1 plug-in but 2. Only a modelling plugin can make changes (to priorities) during simulation. But changes dependant on: Result of simulation to date (start time of VC3 d/link) Knowledge of future events (predicted end-time of dump) Only a commanding plugin can look ahead in the timeline. Internal Plugin Implementation

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 8 ESA UNCLASSIFIED – For Official Use Inter-plugin communication. Initial idea to pass via events on timeline. Complex smuggling mechanism. Since can share memory. We build two plug-ins as a single library. Load twice - commanding and modelling. Internal Plugin Implementation

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 9 ESA UNCLASSIFIED – For Official Use Commanding Initialise Find TDR file. Register callback method. Commanding Callback Fetch Dump End times. Create TDR handler (Prioritiser). Stash the above. Modelling Initialise Register VC activation cyclic callback. Register DumpEnd callback. Used to end cyclic callback. VC activation callback (1 st call) Prioritiser calculates list of absolute times of priority switches. VC activation callback (subsequent) If time for next store, switch. Dump End callback Deactivate VC cyclic callback. Reset store states to deactivated (99) Internal Plugin Sequence

Plugin Background| Jayne Lefort /Richard Carr| 1 October 2015 | Slide 10 ESA UNCLASSIFIED – For Official Use Sharing of memory is a great improvement. Much simpler plugins. Assuming all this works. Would be even simpler if could: Register callbacks during simulation. Examine timeline events from Modelling plugin initialise or new method. Observations