Static and Dynamic Memory

Slides:



Advertisements
Similar presentations
MEMORY popo.
Advertisements

RAM (RANDOM ACCESS MEMORY)
COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.
Figure (a) 8 * 8 array (b) 16 * 8 array.
Computer Organization and Architecture
Computer Organization and Architecture
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
5-1 Memory System. Logical Memory Map. Each location size is one byte (Byte Addressable) Logical Memory Map. Each location size is one byte (Byte Addressable)
These slides incorporate figures from Digital Design Principles and Practices, third edition, by John F. Wakerly, Copyright 2000, and are used by permission.
1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
1 Lecture 16B Memories. 2 Memories in General Computers have mostly RAM ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.
Overview Memory definitions Random Access Memory (RAM)
Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Memory Hierarchy.1 Review: Major Components of a Computer Processor Control Datapath Memory Devices Input Output.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Memories: –ROM; –SRAM; –DRAM. n PLAs.
Memory Taken from Digital Design and Computer Architecture by Harris and Harris and Computer Organization and Architecture by Null and Lobur.
Memory Key component of a computer system is its memory system to store programs and data. ITCS 3181 Logic and Computer Systems 2014 B. Wilkinson Slides12.ppt.
1 Lecture 16B Memories. 2 Memories in General RAM - the predominant memory ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.
8-5 DRAM ICs High storage capacity Low cost Dominate high-capacity memory application Need “refresh” (main difference between DRAM and SRAM) -- dynamic.
Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.6 Random Access Memories.
Physical Memory and Physical Addressing By: Preeti Mudda Prof: Dr. Sin-Min Lee CS147 Computer Organization and Architecture.
EKT 221 Digital Electronics II
Physical Memory By Gregory Marshall. MEMORY HIERARCHY.
Lecture on Electronic Memories. What Is Electronic Memory? Electronic device that stores digital information Types –Volatile v. non-volatile –Static v.
Memory Hierarchy.
 Memory Memory  Types of Memory Types of Memory  Memory Representation Memory Representation  Random Access Memory Random Access Memory  Read Only.
EKT 221 : Digital 2 Memory Basics
Semiconductor Memories.  Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on a semiconductor-based.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Latches and flip-flops. n RAMs and ROMs.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.
Memory and Storage Dr. Rebhi S. Baraka
Computer Architecture CST 250 MEMORY ARCHITECTURE Prepared by:Omar Hirzallah.
Memory System Unit-IV 4/24/2017 Unit-4 : Memory System.
Digital Design: Principles and Practices
Memory Devices May be classified as: Connections: ROM; Flash; SRAM;
CPEN Digital System Design
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.
+ CS 325: CS Hardware and Software Organization and Architecture Memory Organization.
SKILL AREA: 1.2 MAIN ELEMENTS OF A PERSONAL COMPUTER.
Primary Storage Primary storage is the storage that is directly available to the CPU. It is also known as: Main Memory Main Memory Direct Access Storage.
Computer Architecture Lecture 24 Fasih ur Rehman.
Physical Memory and Physical Addressing By Alex Ames.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 2.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Semiconductor Memory Types
A memory is just like a human brain. It is used to store data and instructions. Computer memory is the storage space in computer where data is to be processed.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.
Computer Architecture Chapter (5): Internal Memory
RAM RAM - random access memory RAM (pronounced ramm) random access memory, a type of computer memory that can be accessed randomly;
Appendix B The Basics of Logic Design
Chapter 5 Internal Memory
7-5 DRAM ICs High storage capacity Low cost
Internal Memory.
EE345: Introduction to Microcontrollers Memory
William Stallings Computer Organization and Architecture 7th Edition
BIC 10503: COMPUTER ARCHITECTURE
Digital Logic & Design Dr. Waseem Ikram Lecture 40.
AKT211 – CAO 07 – Computer Memory
Jazan University, Jazan KSA
Presentation transcript:

Static and Dynamic Memory www.ustudy.in

RAM Random Access Memory Two main types: Static RAM (SRAM) and Dynamic RAM (DRAM) Differences lie in how bits are stored Other types: Flash RAM, SDRAM, Video RAM, FERAM www.ustudy.in

Basic RAM Structure www.ustudy.in

Static RAM (SRAM) Static RAM is a type of RAM that holds its data without external refresh, for as long as power is supplied to the circuit.  It must be refreshed many times per second in order to hold its data contents.  SRAM is manufactured in a way rather similar to how processors are: highly-integrated transistor patterns photo-etched into silicon. www.ustudy.in

Static RAM (SRAM) www.ustudy.in

CMOS SRAM cell www.ustudy.in

Static RAM (SRAM) Each bit in an SRAM is stored on four transistors that form two cross-coupled inverters. This storage cell has two stable states which are used to denote 0 and 1. Two additional access transistors serve to control the access to a storage cell during read and write operations. A typical SRAM uses six MOSFETs to store each memory bit. www.ustudy.in

Memory cell Memory cells that use fewer than 6 transistors are possible — but such 3T or 1T cells are DRAM, not SRAM. Access to the cell is enabled by the word line which controls the two access transistors M5 and M6 which, in turn, control whether the cell should be connected to the bit lines: BL and BL. They are used to transfer data for both read and write operations. www.ustudy.in

SRAM Operation An SRAM cell has three different states it can be in: Standby where the circuit is idle Reading when the data has been requested Writing when updating the contents. www.ustudy.in

Standby If the word line is not asserted, the access transistors M5 and M6 disconnect the cell from the bit lines. The two cross coupled inverters formed by M1 – M4 will continue to reinforce each other as long as they are connected to the supply. www.ustudy.in

Read and Write Operation Read: Drive word line, sense value on bit lines Write: Drive word line, drive new value (strongly) on bit lines www.ustudy.in

DRAM Dynamic RAM is a type of RAM that only holds its data if it is continuously accessed by special logic called a refresh circuit. Many hundreds of times each second, this circuitry reads the contents of each memory cell, whether the memory cell is being used at that time by the computer or not. www.ustudy.in

DRAM www.ustudy.in

Memory cell of the DRAM www.ustudy.in

Operations of DRAM DRAM is usually arranged in a square array of one capacitor and transistor per data bit storage cell.  The long horizontal lines connecting each row are known as Word Lines. Each column of cells is actually composed of two bit lines, each one connected to every other storage cell in the column.  www.ustudy.in

Dynamic RAM (DRAM) Read: Drive word line, sense value on bit line (destroys saved value) Write: Drive word line, drive new value on bit line. Process modifications to enhance capacitor storage capacity. www.ustudy.in

Principle of operations of DRAM Read www.ustudy.in

Principle of operations of DRAM Write www.ustudy.in

The End …… Thank You …… www.ustudy.in