Binary Multiplication Magnitude Comparison Section 4.5, 4.7 and 4.8.

Slides:



Advertisements
Similar presentations
Logic Circuits Design presented by Amr Al-Awamry
Advertisements

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
ReturnNext A circuit that compares two binary words and indicates whether they are equal is called a comparator. Some comparators interpret their input.
NUMBER SYSTEM. How to convert hexadecimal numbers to decimal numbers? 230 Working from right to left, MULTIPLY each position with 8 raised to the power.
Lecture #9 EGR 277 – Digital Logic
Addition and Subtraction. Outline Arithmetic Operations (Section 1.2) – Addition – Subtraction – Multiplication Complements (Section 1.5) – 1’s complement.
Parallel Adder Recap To add two n-bit numbers together, n full-adders should be cascaded. Each full-adder represents a column in the long addition. The.
Henry Hexmoor1 Chapter 5 Arithmetic Functions Arithmetic functions –Operate on binary vectors –Use the same subfunction in each bit position Can design.
CSE-221 Digital Logic Design (DLD)
1 CS 140 Lecture 14 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego Some slides from Harris and Harris.
Figure5.2 Half-adder.
Combinational Logic Chapter 4. Digital Circuits Introduction Logic circuits for digital systems may be combinational or sequential. A combinational.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.
FIGURES FOR CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION
Binary Addition Binary Multiplication Section 4.5 and 4.7.
Homework 2 Due 28 th May Implement This Function using 1)a 3-to-8 Line Decoder (with OR gates) 2) a 3-to-8 Line Active Low Decoder (with NAND gates)
©2004 Brooks/Cole FIGURES FOR CHAPTER 18 CIRCUITS FOR ARITHMETIC OPERATIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter.
More Examples Dataflow/Behavioral Modeling Section 4.12.
3-1 Chapter 3 - Arithmetic Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring Computer Architecture.
Computer Architecture Lecture 3: Logical circuits, computer arithmetics Piotr Bilski.
Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.
Digital Electronics.
3-1 Chapter 3 - Arithmetic Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles of Computer Architecture.
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
Binary Addition Section 4.5. Binary Addition Example.
Combinational Logic. Digital Circuits Introduction Logic circuits for digital systems may be combinational or sequential. A combinational circuit.
Do Now: Factor x2 – 196 4x2 + 38x x2 – 36 (x + 14)(x – 14)
1 Boolean Logic & Number Systems Today: Some Announcements First Hour: Introduction to Logic –Section 1.2, 1.3 of Katz’s Textbook –In-class Activity #1.
1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.
CHAPTER 4 Combinational Logic Design- Arithmetic Operation (Section 4.6&4.9)
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ES 244: Digital Logic Design Chapter 4 Chapter 4: Combinational Logic Uchechukwu Ofoegbu Temple University.
Lecture notes Reading: Section 3.4, 3.5, 3.6 Multiplication
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 8 Arithmetic.
N, Z, C, V in CPSR with Adder & Subtractor Prof. Taeweon Suh Computer Science Education Korea University.
Digital Logic Design (CSNB163)
Digital Design Module –II Adders Amit Kumar Assistant Professor SCSE, Galgotias University, Greater Noida.
Outline Binary Addition 2’s complement Binary Subtraction Half Adder
WEEK #11 FUNCTIONS OF COMBINATIONAL LOGIC (PART 4)
COMBINATIONAL LOGIC.
CPEN Digital System Design
Module –II Binary Subtractor
1 Fundamentals of Computer Science Combinational Circuits.
Digital Design Lecture 8 Combinatorial Logic (Continued)
ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.
COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Lecture 7. Subtractor Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Logic Design.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
More Binary Arithmetic - Multiplication
COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers
Part 4 Combinational Logic.
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Combinational Circuit Design
Digital Systems Section 14 Registers. Digital Systems Section 14 Registers.
King Fahd University of Petroleum and Minerals
FIGURE 4.1 Block diagram of combinational circuit
Computer Organization and Design
Multiprocessor & Multicomputer
EE207: Digital Systems I, Semester I 2003/2004
A.R. Hurson 323 CS Building, Missouri S&T
Ch 4. Combinational logic
Number Systems and Circuits for Addition
Chapter 5 -Part 3.
Digital System Design Combinational Logic
Solving Linear Equations
CHAPTER 18 Circuits for Arithmetic Operations
A STAAR REVIEW CIRCUIT A # 1-16 M. N. O. P..
ACOE101: Freshman Computer Engineering Fall 2018
Comparator By: Asst Lec. Besma Nazar Nadhem
Presentation transcript:

Binary Multiplication Magnitude Comparison Section 4.5, 4.7 and 4.8

Two-Bit Binary Multiplier (multiplicand) (multiplier)

Use an AND gate to multiply A 0 and B 0

Hardware Correlation

G0G1 G2G3 W[0] W[1] W[2] W[3]

two_bit_multiplier.v

two_bit_multiplier_top.v

A Four-Bit Adder

Four-bit by three-bit Binary Multiplier B3B2B1B0 A2A1A0 0A0B3A0B2A0B1A0B0 A1B3A1B2A1B1A1B0 C14S13S12S11S10 A2B3A2B2A2B1A2B0 C6C5C4C3C2C1C0 S10=A0B1+A1B0 S11=A0B2+A1B1+C11 S12=A0B3+A1B2+C12 S13=0+A1B3+C13 (S1X/C1X, where 1 is the first 4-bit adder)

Four-bit by three-bit Binary Multiplier

Magnitude Comparison Given A and B where – A=A 3 A 2 A 1 A 0 – B=B 3 B 2 B 1 B 0 Three possibilities: – A=B – A>B – A<B

A=B A=B, if all pairs of significant digits are equal – A 3 =B 3 – A 2 =B 2 – A 1 =B 1 – A 0 =B 0 Each pair can be equal if they are either 0s or 1s – X i =A i B i +A’ i B’ i

Magnitude Comparator Circuit

Equality Check X i =A i B i +A’ i B’ i (Identical?)

A>B Start from the most significant bit – A=1*** >B=0*** Work toward less significant bits – A=11**>B=10**

Interpretation Comments: If any of the terms gives rise to a 1 A>B. 1 if A 3 =1 and B 3 =0 x 3 can only be a 1 if A 3 =B 3. x 2 can only be a 1 if A 2 =B 2. X 1 can only be a 1 if A 1 =B 1. Interpretation: 1 is only possible if A3=B3 and A2=1 and B2=0.

A>B

(Does this equation make sense?)

Verilog Operator

Verilog

Greater than

Less than

Equal