Techniques of synthesizing wafer-scale graphene GE Xinyuan 26, Nov. 2014.

Slides:



Advertisements
Similar presentations
Tribology of Carbide Derived Carbon Coatings Grown on Tungsten Carbide M. Tlustochowicz 1, M. McNallan 1, A. Erdemir 2, S. Sudarshan 3, and R. Radhakrishnan.
Advertisements

Sputtering Eyal Ginsburg WW46/02.
Thermo-compression Bonding
FABRICATION PROCESSES
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Technology
Graphene-based transparent conductive thin films prepared using surface wave plasma CVD[12-4] A low-temperature process is particularly essential for.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
CMOS Fabrication EMT 251.
Frontier NanoCarbon Research group Research Center for Applied Sciences, Academia Sinica Applications of Graphitic Carbon Materials Dr. Lain-Jong Li (Lance.
Morphological Evolution during Graphene Formation on SiC(0001) Randall Feenstra, Carnegie Mellon University, DMR Graphene, consisting of monolayer.
ECE/ChE 4752: Microelectronics Processing Laboratory
Another “Periodic” Table!. Growth Techniques Ch. 1, Sect. 2, YC Czochralski Method (LEC) (Bulk Crystals) –Dash Technique –Bridgeman Method Chemical Vapor.
Epitaxial growth of SiC on Si covered by SiC nanocrystals G
Hot Surface Igniters. PRESENTED BY: Joe Barker Brent Blume Sam Alauddin.
Introduction SiC substrate Process Expitaxial graphene on Si – face Expitaxial graphene on C – face Summary Graphene synthesis on SiC.
Techniques of Synthesizing Wafer-scale Graphene Zhaofu ZHANG
Metal-free-catalyst for the growth of Single Walled Carbon Nanotubes P. Ashburn, T. Uchino, C.H. de Groot School of Electronics and Computer Science D.C.
Effect of Environmental Gas on the Growth of CNT in Catalystically Pyrolyzing C 2 H 2 Minjae Jung*, Kwang Yong Eun, Y.-J. Baik, K.-R. Lee, J-K. Shin* and.
Chapter 1 The Crystal Structure of Solids Describe three classifications of solids— amorphous, polycrystalline, and single crystal. Discuss the concept.
Chemical Vapor Deposition ( CVD). Chemical vapour deposition (CVD) synthesis is achieved by putting a carbon source in the gas phase and using an energy.
The Deposition Process

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MSE-630 Gallium Arsenide Semiconductors. MSE-630 Overview Compound Semiconductor Materials Interest in GaAs Physical Properties Processing Methods Applications.
Surface micromachining
McGill Nanotools Microfabrication Processes
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
Fabrication of Silicon Nanocones Using RF Microplasma Jet at Atmospheric Pressure 18th SYMPOSIUM ON PLASMA SCIENCE FOR MATERIALS (SPSM-18) ○ Zhongshi Yang.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Carrier Mobility and Velocity
 The way in which nanotubes are formed is not exactly known. The growth mechanism is still a subject of controversy, and more than one mechanism might.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Techniques for Synthesis of Nano-materials
EE235 Presentation I CNT Force Sensor Ting-Ta YEN Feb Y. Takei, K. Matsumoto, I. Shimoyama “Force Sensor Using Carbon Nanotubes Directly Synthesized.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Reminders Quiz#2 and meet Alissa and Mine on Wednesday –Quiz covers Bonding, 0-D, 1-D, 2-D, Lab #2 –Multiple choice, short answer, long answer (graphical.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Top Down Manufacturing
Top Down Method Etch Processes
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
By: Kyle Logan MEEN  Crystals have special desired optical and electrical properties  Growing single crystals to produce gem quality stones 
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Motivation There has been increasing interest in the fabrication and characterization of 1D magnetic nanostructures because of their potential applications.
From: S.Y. Hu Y.C. Lee, J.W. Lee, J.C. Huang, J.L. Shen, W.
S. A. Giamini. Graphene A hexagonal honeycomb lattice of carbon. In its basic form it is a one-atom thick (2D) sheet. Interesting properties: Better electric.
1 ADC 2003 Nano Ni dot Effect on the structure of tetrahedral amorphous carbon films Churl Seung Lee, Tae Young Kim, Kwang-Ryeol Lee, Ki Hyun Yoon* Future.
Form Quantum Wires and Quantum Dots on Surfaces
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
2-D Nanostructure Synthesis (Making THIN FILMS!)
Side ViewTop View Beginning from a silicon wafer.
Mar 24 th, 2016 Inorganic Material Chemistry. Gas phase physical deposition 1.Sputtering deposition 2.Evaporation 3.Plasma deposition.
Fabrication method and characteristics Ceramic Fibers: Alumina fiber SiC fiber Aim of 4 th week class.
CMOS Fabrication EMT 251.
Deposition Techniques
Investigation of dendritic structures forming during chemical vapour deposition growth of graphene Istanbul Technical University, Department of Physics,
Charlotte K. Johnson, ASU/NASA Space Grant
Basic Planar Processes
Fabrication Process terms
Simplified process flow for bonding interface characterization
1) Wafer Cleaning Oxidizing – Field Oxide
CMOS Process Flow.
PVD & CVD Process Mr. Sonaji V. Gayakwad Asst. professor
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.
IC AND NEMS/MEMS PROCESSES
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

Techniques of synthesizing wafer-scale graphene GE Xinyuan 26, Nov. 2014

Background about the graphene Exfoliation of graphene Epitaxial growth of graphene CVD of graphene Summary Outline 2

Background about graphene 3

Exfoliation of graphene 4 Transfer-print method Highly oriented pyrolytic graphite (HOPG) pre-patterned Electrostatic field force introduces a screen effect Overcome the interlayer energy with external force

Epitaxial growth of graphene 5 Graphene grown on the hexagonal Si face and C face of silicon carbide (SiC) Thermal treatment of SiC at 1300 ℃ under vacuum, sublimation of the silicon atoms, carbon-enriched surface reorganization and graphitization Surface roughening and deep pits induced wide thickness distribution and lateral extension limitation (annealing in vacuum or Ar at 1670 ℃ ) Self-organized growth of carbon atoms into the graphene structure on substrates with comparable lattice

CVD of graphene 6 Cu foil is heated up to 1273K for 1h with 21sccm H 2 at 80mtorr (Cu crystallizes into a particular orientation ) Cu foil is annealing for 30min to reduce the oxide and enlarge the grains 105 sccm CH 4 is added to synthesize the graphene at 500mtorr After growing, Cu foil is cooled at a rate of 373K/min in the CH 4 /H 2 atmosphere. Deposition of hydrocarbon gas (CH 4 ) on the metal substrate (Cu foil as catalyst)

CVD of graphene 7 PMMA spun onto the graphene surface (baked at 453K for 5min) Cu etched away (with FeCl 3 ) PMMA/graphene transferred to a target wafer PMMA/graphene/wafer baked to enhance the contact PMMA dissolved away (with acetone) Thermal annealing to remove the PMMA residues Graphene is transferred using a sacrificial PMMA layer

Summary 8

Reference 9