TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults.

Slides:



Advertisements
Similar presentations
IC TESTING.
Advertisements

Automating Software Module Testing for FAA Certification Usha Santhanam The Boeing Company.
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
CMP238: Projeto e Teste de Sistemas VLSI Marcelo Lubaszewski Aula 2 - Teste PPGC - UFRGS 2005/I.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
The Design Process Outline Goal Reading Design Domain Design Flow
Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Switch networks. n Combinational testing.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.
Lecture 5 Fault Modeling
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
1 Introduction VLSI Testing. 2 Overview First digital products (mid 1940's) Complexity:low MTTF:hours Cost:high Present day products (mid 1980's) Complexity:high.
Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins Ferreira FEUP / DEEC - Rua Dr.
Managing design complexity Partition of designs Typical design process using VHDL Test Bed A VHDL example.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 14 - Testing.
TOPIC : Introduction to BIST and types of BIST
Software Testing & Strategies
Torturing OpenSSL Todd Austin University of Michigan with Andrea Pellegrini, William Arthur and Valeria Bertacco (Based on Valeria’s BlackHat 2012 Presentation)
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
ECE 753: FAULT-TOLERANT COMPUTING Kewal K.Saluja Department of Electrical and Computer Engineering Fault Modeling Lectures Set 2.
PRESENTATION ON MODELLING AND SIMULATIONS NAME:Shantanu Shukla.
Data Flow Diagram A method used to analyze a system in a structured way Used during: Analysis stage: to describe the current system Design stage: to describe.
IAY 0600 Digital Systems Design
TOPIC : Types of fault simulation
Design Rules EE213 VLSI Design.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Switch networks. n Combinational testing.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Motivation and Introduction.
USE CASES: An introduction By: Robert Smith Stick figure jokes from
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
1 Note on Testing for Hardware Components. 2 Steps in successful hardware design (basic “process”): 1.Understand the requirements (“product’) 2.Write.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
Software Maintenance Speaker: Jerry Gao Ph.D. San Jose State University URL: Sept., 2001.
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University
TOPIC : Introduction to Fault Simulation
Troubleshooting Equipment Containing Integrated Circuits Jimmie Fouts Houston County Career Academy.
EMT 241/3 INTRODUCTION TO IC LAYOUT Semester II 2007/08 School of Microelectronic Engineering Universiti Malaysia Perlis.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
TOPIC : Bridging faults
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
Unit1: Modeling & Simulation Module5: Logic Simulation Topic: Unknown Logic Value.
TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults.
VLSI Testing Class Fault Modeling 李昆忠 Kuen-Jong Lee Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
Sommerville 9th Edition Chapter 8: Software Testing
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
IAY 0600 Digital Systems Design VHDL discussion Structural style Modular design and hierarchy Part 1 Alexander Sudnitson Tallinn University of Technology.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Computer Language
Structural style Modular design and hierarchy Part 1
Figure 1.1 A silicon wafer. Figure 1.1 A silicon wafer.
Figure 1.1. A silicon wafer..
COUPING WITH THE INTERCONNECT
VLSI Testing engr. uconn. edu/~tehrani/teaching/test/index
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Process & Product checks
آشنايی با اصول و پايه های يک آزمايش
Lecture 5 Fault Modeling
Physics-based simulation for visual computing applications
Verification Plan & Levels of Verification
Topics Switch networks. Combinational testing..
ICT Programming Lesson 1:
VLSI Testing Lecture 3: Fault Modeling
Manufacturing Testing
Presentation transcript:

TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults

Fault Fault is any deficiency in the system either during design or manufacturing which ultimately results in the deviation in the expected value. Faults need to be identified and corrected. A faulty sub-part in a chip might ask for the entire reconstruction of the chip.

Why to model faults? To verify the interconnections of the circuit Real defects are difficult to analyze A fault model identifies targets for testing A fault model makes fault analysis easy

Causes of faults Faults due to materials Faults due to masks Faults due to improper order of process steps Faults due to error in the design rules It is difficult to simulate these faults. So there is a need to visualize these faults as logical faults so that the analysis become easier.

Contd … Material defects ◦ Surface impurities ◦ Body defects Processing defects ◦ Missing contact windows ◦ Parasitic transistors ◦ Oxide breakdown Packaging defects ◦ Contact degradation ◦ Seal leaks

Physical faults  Logical faults Any physical fault can be represented by logical fault. Advantages ◦ Fault analysis becomes logical analysis rather than a physical problem ◦ Many physical faults can be modeled by one logical fault ◦ Logical fault models are technology independent ◦ Some physical faults are too complex to be analyzed