SPP-COB meets a module Ashley and Peter 17 th June 2011.

Slides:

Advertisements

Similar presentations

Variable Frequency Drives Bypass Options

Advertisements

News from B180: DC-DC Stavelet with HV MUX One hybrid shows ~20ENC extra noise, others much the same. Not yet understood - investigations continue Carlos.

UKDC2 Stavelet with Tandem Converters Peter W Phillips.

0 秘 Type of NAND FLASH Discuss the Differences between Flash NAND Technologies: SLC :Single Level Chip MLC: Multi Level Chip TLC: Tri Level Chip Discuss:

Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational circuit components D Clocked Latch: similar to a flip flop but simpler D flip.

Multi-Range Analog Ammeter

I.Tsurin Liverpool University 08/04/2014Page 1 ATLAS Upgrade Week 2014, Freiburg, April 7-11 I.Tsurin, P.Allport, G.Casse, R.Bates, C. Buttar, Val O'Shea,

Hybrid Status Carl Haber 12-Aug-2008 UCSC. 6 x 3 cm, 6 chips wide 10 x 10 cm, 10 chips wide 1 meter, 3 cm strip, 30 segments/side 192 Watts (ABCD chip),

Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.

Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.

Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.

© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.

Chain of Modules using 1cm wide Cu Tape between hybrids SP- SP+ M0 M1 M2 M3 Initial test used External shunt control (subsequently reverted) Photo shows.

ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.

DC/DC Converter Update Markus Friedl (HEPHY Vienna) B2GM, 22 July 2012.

Group Members: Brad Cox Kevin Burkett Tera Cline Arthur Perkins CS10 Battery Management System.

14 th CBM Collaboration Meeting Split 2009 Status of Front End Electronics N-XYTER PCB & Power Supply Volker Kleipa, GSI Darmstadt.

TEV DUMP SWITCH FAILURES OF 2/10/09 Dan Wolff/EE Support.

ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.

PHY 202 (Blum)1 More basic electricity Non-Ideal meters, Power, Power supplies.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.

Exercise 2 The Motherboard

John Matheson Rutherford Appleton Laboratory On behalf of the SP Community Thanks to Martin Gibson (RAL), Richard Holt (RAL), Dave Lynn (BNL), Peter Phillips.

PRESENTATION ON MOTHERBOARD. MOTHERBOARD The motherboard is the main circuit board inside your PC. A motherboard is the central printed circuit board.

Transistors and ICs. The SCR SCR = SILICON CONTROLLED RECTIFIER In the family of semiconductors that includes transistors and diodes. Controls current.

C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,

Mitch Newcomer Representing work at RAL, Liverpool, BNL and Penn.

Update on Alignment kit and Stave 250 frame and thoughts for Stave 130 M.Gibson (RAL) 2/5/13 1 Status of the frame for stave 250 Status of infrastructure.

Stavelet Update Peter W Phillips 29/07/2011. Serial Powering with a Stavelet Module: Recent Results Whilst single SP modules in the “chain of hybrid”

Stave General Meeting Intro and Status on: BCC, Co-Cure, ASIC req, HSIO Carl Haber 6-May-2011.

Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.

Power Protection for Staves/Supermodules Two Approaches Purpose of circuit: Provide an alternate current path for serial power current on the module level.

And now for something completely different First results from the DC-DC Stavelet Peter & Ashley with Giulio & John.

Andy Blue Glasgow Update. Andy Blue WP3 Meeting Summary ESD Protection –Part all arrived and installed Compressed Air Controls –New lines and panel being.

Serial Powering - Protection Purpose Protect the stave Assure supply of power to a serial powered chain of modules when one member of the chain fails Control.

D. Nelson October 7, Serial Power Overview Presented by David Nelson

Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”

Welcome to Technology Michael Cox October 20, 2015 Do now: Open your typing test data file Take a three minute typing test at Typingtest.com (Aesop test)

CS/EE 5810 CS/EE 6810 F00: 1 Main Memory. CS/EE 5810 CS/EE 6810 F00: 2 Main Memory Bottom Rung of the Memory Hierarchy 3 important issues –capacity »BellÕs.

System implementation of a power distribution scheme based on DC-DC converters F.Faccio, G.Blanchot, S.Michelis, C.Fuentes, B.Allongue, S.Orlandi CERN.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

Serial Powering System Architecture Peter W Phillips STFC Rutherford Appleton Laboratory On behalf of the SP Community Acknowledgement: many figures prepared.

Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.

Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.

A complete DC/DC converter ASIC for LHC upgrades S. Michelis, F. Faccio, G. Blanchot, I. Troyano CERN PH-ESE S.Saggini University of Udine, Italy Twepp.

Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.

SP & DC-DC Considering the benefits of combining serial powering and DC-DC conversion technologies in powering ATLAS SCT upgrade modules & staves Richard.

Rutherford Appleton Laboratory Particle Physics Department 1 Serial Powering Scheme Peter W Phillips STFC Rutherford Appleton Laboratory On behalf of RAL.

Sergio Díez Cornell, Berkeley Lab (USA),

Peter W Phillips Ashley Greenall Matt Warren Bruce Gallop 08/02/2013.

ATLAS Strip Tracker Stavelets or A Tale of Two Stavelets “It was the best of times, it was the worst of times, it was the age of wisdom, it was the age.

US stavelet update 12th April PPB2s on serial power side 12 Apr SAMTEC connector (floating) Bond pad (connected to EoS through WB + bus tape.

Power Management System Hardware Milestone: 0 Software Milestone: 0 Requirements: Interface with the existing bicycle battery voltage (35-40V typical)

HV Connections for SP HV RETURN Dummy Pad Backplane Connection Do we need to connect the HV and HV return to the “left hand” hybrid? The HV trace serves.

1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.

Auto turn off battery charger Auto turn off battery charger.

Andy Blue WP3 - Glasgow Update Andy Blue. WP3 Meeting Update Module Building –2 nd Module (FZ1) wire bonded last week –Tested on Mon –Re-works yesterday/today.

Status of EPS Battery configuration finalized Solar panel layout –finalized Solar panel Substrate is ready for bonding EM – fabricated and Completed the.

Serial Power Distribution for the ATLAS SCT Upgrade John Matheson Rutherford Appleton Laboratory On behalf of the SP Community Thanks to Richard Holt (RAL),

Berkeley status Aug 10th, 2012.

PCIM Europe 2016 Power Conversion and Intelligent Motion

Integrated Shunt-LDO Regulator for FE-I4

Test Boards Design for LTDB

Electronic Devices Ninth Edition Floyd Chapter 17.

Avoid Electrical Overstress (EOS) Op Amps during Power Cycling

Arrow Electrical System

Avoid Electrical Overstress (EOS) Op Amps during Power Cycling

MQY as Q5 in the HL LHC era Glyn Kirby MQY 001 bat 927.

Presentation transcript:

SPP-COB meets a module Ashley and Peter 17 th June 2011

SPP-COB and M17 2

H0 Integral 2.5V H1 Integral 2.5V TTi 5A H0 (top) SPP-COB 2.3V H1 Integral 2.5V TTi 5A H0 SPP-COB 2.3V H1 SPP-COB 2.3V CSI 5.5A H0 SPP-COB 2.45V H1 SPP-COB 2.45V CSI 5.5A 3 iDelay Change => Column Flip

The Truth behind the Plots! SPP-COB in one location (low side) worked “out of the box” – As expected SPP-COB in both locations was a struggle – With TTI power supply, “low” side would not work Ramp up too slow for BCC? – With CSI power supply, “high” side would not work Clamp to ~1.6V with R4 33k, ~2.0V with R4 36k A similar “failure” mode sometimes occurs on the SP stavelet when PPB slow control bypass is disabled. – Is there a common cause? Can avoid overvoltage conditions by controlled ramping Eventually got both hybrids working with SPP-COB using following recipe – Set CSI to 4.0A, configure hybrids – Set CSI to 4.5A, configure hybrids – Set CSI to 5.0A, configure hybrids – Set CSI to 5.5A, configure hybrids – Cycle LVDS buffer power, configure Hybrids (recover BCC dclk) 4

Power up ramps: 5.0A H0: BCC UNRESPONSIVE H1: BCC & ABCN WORK Diff Probe, power feed on Module Frame PCB 5

Power up ramps: 5.0A H0: BCC & ABCN WORK H1: Hybrid clamps at ~1.6V (~2V on PCB) ~2.80V Diff Probe, power feed on Module Frame PCB From memory, W shunt regulates at 2.6V, with over voltage trip at ~2.7V ~2.75V 6

Thermal Camera Images 7 HO SPP-COB H1 SPP-SOB CSI 4A => Hot chips on both hybrids HO SPP-COB H1 op-amp/zener CSI 4A => Hot chips on H0 only

Discussion A mode exists, using SPP-COB, whereby one or more chips sink more current than the others – This does not occur using the usual op-amp/zener shunt controller circuit One difference here is that SPP-COB is independently powered whereas the usual circuit using commercial components is parasitically powered in parallel with the hybrid – Hybrid voltages and shunt control lines may have different behaviour during the power up ramp The Million Dollar Question: – Are the hotspots shunt M or shunt W’s over voltage protection? 8

Other Stuff Spi – HSIO can drive it – Not yet tested with module DC-DC Stavelet – Module still hanging on – Field and ENC measurements in progress – Lots to understand SP Stavelet – On hold pending SPP & Spi results 9