Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

Slides:



Advertisements
Similar presentations
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Advertisements

GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
The MAD chip: 4 channel preamplifier + discriminator.
GlueX Collaboration Meeting October 2-4, 2014 Trigger System Update R. Chris Cuevas Trigger Hardware/Firmware Status  Hardware Status  Performance Test.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
GlueX Collaboration Meeting May 12-14, GeV Trigger Electronics R. Chris Cuevas Trigger Hardware/Firmware Status  Global Trigger  Installation.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
1.Status update from May 2011  FADC250 and Trigger modules  Two crate testing success 2.Schedule  How about those requirements?  What’s happened since.
23 July, 2003Curtis A. Meyer1 Milestones and Manpower Curtis A. Meyer.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
GlueX Collaboration Oct '06 C. Cuevas 1 Topics: Projects and Progress 250Msps Flash ADC Energy Sum Module The Bigger Picture DAQ/Electronics Work Plans.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
1. 2 Outline Contract Status  Q.A. plan  construction plan Preparations for construction  populating the construction space Microscope electronics.
 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
GlueX Collaboration Meeting February , GeV Trigger Electronics R. Chris Cuevas Hardware Status ( A top down view,, )  Global Trigger Processing.
GlueX electronics Collaboration Meeting May, 2004 Paul Smith.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
06/07/041 F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J. Barbosa
Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Comments from Physics Division Rolf Ent Associate Director for Experimental Nuclear Physics SOLID collaboration meeting, February 03, 2012 Thomas Jefferson.
Front-end readout study for SuperKEKB IGARASHI Youichi.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
GlueX electronics Collaboration Meeting December, 2003 Paul Smith.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
PSROC, February 2, 2005 Sun Yat-San University Ching-Cheng Hsu National Taiwan University On behalf of NuTel Group Outline :  Overview of NuTel Experiment.
Hall D Online Meeting 9 August 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division Mission Who’s Who.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
2011 Calendar Important Dates/Events/Homework. SunSatFriThursWedTuesMon January
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Electronics for HPS Proposal September 20, 2010 S. Boyarinov 1 HPS DAQ Overview Sergey Boyarinov JLAB June 17, 2014.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
GlueX Collaboration May05 C. Cuevas 1 Topics: Infrastructure Update New Developments EECAD & Modeling Tools Flash ADC VXS – Crates GlueX Electronics Workshop.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
PRAD DAQ System Overview
Iwaki System Readout Board User’s Guide
DCH FEE 28 chs DCH prototype FEE &
APV Readout Controllers DAQ
Mini-drawers, FE-ASIC , Integrator
Hall A Compton Electron detector overview
GlueX Electronics Review Jefferson Lab July 23-24, 2003
JLAB Front-end and Trigger Electronics
Christophe Beigbeder/ ETD PID meeting
VELO readout On detector electronics Off detector electronics to DAQ
Fernando J. Barbosa F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J.
CLAS12 Timing Calibration
RPC Front End Electronics
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
TOF & BB FEE Safety Review
2015 January February March April May June July August September
Presentation transcript:

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review the “Electronics Plan” JLAB F1TDC modification requirements fADC250 Update Energy Summing/Track Counts Global Clock/Trigger/Synchronization system

“The Electronics Plan” GlueX- Doc - 614

JLAB F1TDC Modification Requests Provide test pulse output signal on the unused 17th pair 4 outputs total,,, F1TDC has four input cables Add external RAM for event ‘blocking’ on board. Present design manages the event block mode with FPGA resources. Modify input circuits to receive LVDS signal levels from detector preamplifiers. (Or discriminators) Use Dpack or other solution for voltage regulator. (This is not a significant problem now, but the regulator tab is not secured to the board)

JLAB fADC-250 Update Milestones presented at the October 2006 GlueX collaboration meeting: October Design Complete [ Schematic reviewed] November ‘06 - February 2007 – Final layout/Routing/Review/Order March 2007 – Six (6) un-populated boards due March 30!!!. April 2007 – Two (2) boards will be sent for assembly April - May Functional testing and design verification June - July Summing data transfer tests with crate sum board August - Sept Continue testing with multiple boards, CODA test stand development,,,

Projects Figure A Flash ADC, Energy Sum & Track Counts

For Detectors that do not produce an ‘Energy Sum”, can use the Hit Bits as the “Track Count” information?? This information would be transferred to the energy sum card and then to the Level 1 Trigger

Significant design challenges ADCs have extremely low jitter specifications Need to formulate reasonable design requirements now Clock management/fanout chips available with <1ps jitter,,, Fiber optic distribution from trigger to readout crates? What is the budget projected for this system? Use design resources from Accelerator RF group? (Master Oscillator distribution system) Non-VXS crates will need P2 interface design similar to Jlab F1TDC clock distribution ‘Hub’. Global Clock Timing/Trigger/Sync Distribution System