2004/12/15V1.0 10GMMF1 TP2 Waveform Capture Pavel Zivny with input from Greg LeCheminant.

Slides:



Advertisements
Similar presentations
Analysis of Clocked Sequential Circuits
Advertisements

Digital Logic Chapter 5 Presented by Prof Tim Johnson
ECE 6332, Spring, 2014 Wireless Communication Zhu Han Department of Electrical and Computer Engineering Class 13 Mar. 3 rd, 2014.
Doc.: IEEE /282r1 Submission September 2000 S. Halford, K. Halford, and M. WebsterSlide 1 Evaluating the Performance of HRb Proposals in the Presence.
The Oscilloscope: Basic Features & Functions  Source –Determines which signal is compared to the trigger settings.  Level –Determines where on the edge.
Three Other Types of Counters (BCD Counter, Ring Counter, Johnson Counter) Hun Wie (Theo) SJSU, 2011 Spring Prof: Dr. Sin-Min Lee CS147 Computer Organization.
Carrier-Amplitude modulation In baseband digital PAM: (2d - the Euclidean distance between two adjacent points)
Worst-Case Timing Jitter and Amplitude Noise in Differential Signaling Wei Yao, Yiyu Shi, Lei He, Sudhakar Pamarti, and Yu Hu Electrical Engineering Dept.,
Figure 1–1 Graph of an analog quantity (temperature versus time). Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper.
Team may00-04 Fazal Baloch, EE Yew-Kwong Soo, EE Wee-Liat Tay, EE Chris Van Oosbree, CprE Walter Wedan, EE Abstract The purpose of this project is to develop.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Control Building Fiber Preliminary Design Review December 5, 2001.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
EE 445S Real-Time Digital Signal Processing Lab Fall 2013 Lab 4 Generation of PN sequences Debarati Kundu and Andrew Mark.
2.5Gbps jitter generator Part 1 final presentation.
Dept. of EE, NDHU 1 Chapter Three Baseband Demodulation/Detection.
MAY T10/08-248r0 Considerations for Testing Jitter Tolerance Using the “Inverse JTF” Mask Guillaume Fortin PMC-Sierra.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Results Status Presentation Receiver Group.
Testing OIF Optical and Electrical Implementation Agreements Gary Goncher Tektronix, Inc.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Baseband Demodulation/Detection
Jitter Experiment Final presentation Performed by Greenberg Oleg Hahamovich Evgeny Spring 2008 Supervised by Mony Orbah.
Digital Communications
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Introduction to State Machine
CHAPTER 8 - COUNTER -.
EECS 270C / Winter 2013Prof. M. Green / U.C. Irvine 1 Random Processes (1) Random variable: A quantity X whose value is not exactly known. Probability.
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
Exploiting Cache-Timing in AES: Attacks and Countermeasures Ivo Pooters March 17, 2008 Seminar Information Security Technology.
A paper by: Paul Kocher, Joshua Jaffe, and Benjamin Jun Presentation by: Michelle Dickson.
3.3.1 Synchronized averaging
WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M35 Avanex lead Description of Work –Establish test bed suitable to validated the optical.
ECE 4371, Fall, 2015 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Sequential logic circuits
OFDM Based WLAN System Song Ziqi Zhang Zhuo.
ECE 546 – Jose Schutt-Aine 1 Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois ECE 546 Lecture.
TOPIC : Transition Count Compression UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
Digital System Design using VHDL
MDO4000C Series vs. Regular Scope FFTs Competitive Fact Sheet Benefits: ~20dB better dynamic range than a scope FFT RF support.
Basic Counters: Part I Section 7-6 (pp ).
16 February 2011Ian Brawn1 The High Speed Demonstrator and Slice Demonstrator Programme The Proposed High-Speed Demonstrator –Overview –Design Methodology.
Synchronous Counter Design
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Eeng360 1 Chapter 3: DIFFERENTIAL ENCODING  Differential Encoding  Eye Patterns  Regenerative Receiver  Bit Synchronizer  Binary to Mary Conversion.
Counters In digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
Crashcourse Oscilloscope and Logic Analyzer By Christoph Zimmermann.
Allan Variance Professor Hans Schuessler 689 Modern Atomic Physics Aysenur Bicer.
Why are Timer Functions Important?
CAUI-4 Chip – Module Draft Baseline
SpaceFibre Physical Layer Testing
LATCHED, FLIP-FLOPS,AND TIMERS
Chapter #6: Sequential Logic Design
Subject Name: Digital Communication Subject Code: 10EC61
Advanced Wireless Networks
Data Acquisition System for Gamma-Gamma Physics at KLOE
Asynchronous Inputs of a Flip-Flop
Communication Protocol
ECE 546 Lecture - 23 Jitter Basics
Proposed TP2 topics for WG Bold are critical items
Lab 5 Part II Instructions
Eye Diagrams 101 “The Basics” Jonathan Nerger Applications Engineer
Advanced Jitter Analysis
CSE 370 – Winter Sequential Logic-2 - 1
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Sequential circuit analysis: kale
9.3 Analog-to-Digital Conversion
Sequential circuit analysis
EGR 2131 Unit 12 Synchronous Sequential Circuits
Presentation transcript:

2004/12/15V1.0 10GMMF1 TP2 Waveform Capture Pavel Zivny with input from Greg LeCheminant

2004/12/15V1.0 10GMMF2 TOC  Proposal for the “TP2 – CR and Trigger method”  “Issues for jitter/noise analysis”  TP2 uncorrelated jitter/noise measurements

2004/12/15V1.0 10GMMF3 TP2 - CR and Trigger method Proposal:  Record the single valued data pattern waveform (rather than the eye diagram) using a synchronizing timing reference obtained with a clock recovery unit having a characteristic as described in “802.3ae Transmitter optical waveform”*. If a sampling oscilloscope is used, the pattern waveform is acquired by means of triggering on divided recovered clock (the recovered clock is divided by the pattern length to produce a trigger edge occurring once per pattern repetition).  Only bits through of pattern are analyzed. The bits are recognized by their position relative to the longest transition-less sequence in the pattern. In particular the bits are located UIs after the sequence. *See next page

2004/12/15V1.0 10GMMF4 TP2 - CR and Trigger method Supplementary info: CRU per 802.3ae From 802.3ae Transmitter optical waveform “A clock recovery unit (CRU) should be used to trigger the scope for mask measurements as shown in Figure It should have a high-frequency corner bandwidth of less than or equal to 4 MHz and a slope of -20 dB/decade."

2004/12/15V1.0 10GMMF5 Issues for jitter/noise analysis  Measured uncorrelated jitter and noise are assumed Gaussian or other high probability jitter. Low probability, high PkPk value jitter/noise escapes detection through RMS test. Mask test captures this, if there’d be no mask test this would need addressing in another way.  P j, P n are both bundled into R(andom) component That’s a pessimism. Comment from Xmitter designers desireable – is P ever a problem?  Always measure with the ORR on. Is there a consensus on this?

2004/12/15V1.0 10GMMF6 Background Information Three methods of Jitter/Noise Analysis 1. Analyze an LF square-wave +Simplest Measurement equipment setup − Signal far from natural − Dedicated pattern not useful for other measurements 2. Analyze Dedicated bit(s) within a Multi-use 348-bit Stress Pattern +Useful, near-natural pattern +R j and R n measurements simple & easily verifiable − Needs Trigger on Pattern (with e.g. a bit countdown trigger) − Needs a bit search (not implemented today) 3. Perform complete Jitter/Noise analysis (R j and R n, DD j and DD n ) on the whole Pattern (e.g. the Multi-use 348-bit Stress Pattern) +Useful, near-natural pattern +Complete Jitter/Noise measured (rather than just one, possibly special, bit) − Needs Trigger on Pattern (with e.g. a bit countdown trigger) − Needs complete jitter/noise analysis package (single source, marginal availability today) Current choice