15-Aug-08DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver, Nathan Felt, Sarah Harder Long baseline neutrino.

Slides:

Advertisements

Similar presentations

MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.

Advertisements

The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.

Victoria04 R. Frey1 Silicon/Tungsten ECal Status and Progress Ray Frey University of Oregon Victoria ALCPG Workshop July 29, 2004 Overview Current R&D.

Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.

How to Build a Neutrino Oscillations Detector - Why MINOS is like it is! Alfons Weber March 2005.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

Y. Karadzhov MICE MICO First EMR Plots 1.EMR detector has been successfully incorporated in the MICE DAQ system. 2.First 3 days of data taking in MICE.

LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.

Alfons Weber Towards Electronics for a Long Baseline Neutrino Detector Alfons Weber STFC & University of Oxford ν.

Doug Michael Jan. 12, First goal is to be ready to select an optimal technology in ~one year. –Demonstrate that fundamental technologies are ready.

NuMI MINOS The MINOS Far Detector Cosmic Rays and their neutrinos are being collected now. How does this work, and of what use is this data? Alec Habig,

Fermilab Scientific Computing Division Fermi National Accelerator Laboratory, Batavia, Illinois, USA. The Power of Data Driven Triggering DAQ Topology.

Fermilab Fermilab Scientific Computing Division & Computing Enabling Technologies Department, Fermi National Accelerator Laboratory, Batavia, Illinois,

MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.

Status of the NO ν A Near Detector Prototype Timothy Kutnink Iowa State University For the NOvA Collaboration.

Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.

ICARUS General Trigger Design Contributions from: M.Della Pietra, A.Di Cicco, P.Di Meo, G.Fiorillo, P.Parascandolo, R.Santorelli, P.Trattino B.Baboussinov,

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)

Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.

Timing Distribution System (TDS) 9 April, 2010 Greg Deuerling Rick Kwarciany Neal Wilcer.

8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.

July 19, 2006VLCW-06 Vancouver1 Scint/MAPMT Muon Prototype Operation Robert Abrams Indiana University.

HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.

Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

T2K Data Acquisition System Matt Thorpe STFC Rutherford Appleton Laboratory 17 th IEEE Real-Time Conference 2010, Lisbon, Portugal.

January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.

Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.

May, 2006FEE 2006 / Perugia, Italy(1) Front End Electronics for the NOvA Neutrino Detector John Oliver, Nathan Felt Harvard University Long baseline.

07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,

Baby-Mind SiPM Front End Electronics

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.

DAQ Subsystem Christopher Crawford University of Kentucky Robert Grzywacz University of Tennessee April DoE, Germantown MD.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.

1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.

Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,

HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.

1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.

ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.

NUMI NUMI/MINOS Status J. Musser for the MINOS Collatoration 2002 FNAL Users Meeting.

VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Jaroslav Zalesak The Institute of Physics of the Czech Academy of Sciences / Fermilab and Peter Shanahan, Andrew Norman, Kurt Biery, Ronald Rechenmacher,

Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.

Status of the NOνA Experiment Satish Desai - University of Minnesota For the NOνA Collaboration APS Meeting - April 2013 Denver, Colorado.

DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.

DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford

Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.

Electronics for the Liquid Scintillator OA Detector Option Alfons Weber Feb 2004 with help from: ANL, Cambridge, FNAL, Harvard, RAL, UMN.

Event Display The DAQ system architecture The NOA Data Acquisition system with the full 14 kt far detector P.F. Ding, D. Kalra, A. Norman and J. Tripathi.

ETD meeting Architecture and costing On behalf of PID group

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

Baby-Mind SiPM Front End Electronics

DCH FEE 28 chs DCH prototype FEE &

Baby-Mind SiPM Front End Electronics

A Readout Electronics System for GEM Detectors

CMS EMU TRIGGER ELECTRONICS

VELO readout On detector electronics Off detector electronics to DAQ

LHCb calorimeter main features

Status of n-XYTER read-out chain at GSI

State of developments on Readout interface of European DHCAL

The CMS Tracking Readout and Front End Driver Testing

PID meeting Mechanical implementation Electronics architecture

PHENIX forward trigger review

Readout Systems Update

Presentation transcript:

15-Aug-08DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver, Nathan Felt, Sarah Harder Long baseline neutrino experiment Fermilab (Chicago) to northern Minnesota (~800 km) ~15 kTon “Far” and smaller “Near” detectors

15-Aug-08DoE Site Review / Harvard(2) Electronics & DAQ Organization L2 Manager – L. Mualem / UC Electronic Project Engineer – J. Oliver / Harvard Front End Boards (FEBs)  L3 Manager – J. Oliver  Elect Eng – N. Felt  Technician / designer – S. Harder  Test software – J. Boehm, S. Cavanaugh DAQ, Timing – FNAL ASIC development – T. Zimmerman, FNAL Power Distribution & Slow Controls – UVa

15-Aug-08DoE Site Review / Harvard(3) Readout Hierarchy ~12,000 Front End Boards (~ 1 FEB per 1.2 tons of NOvA detector) running synchronously Each “hit”  timestamp synched to Global timing system + pulseheight Global timing system with GPS receiver to correlate timing with NUMI beam spills All data are buffered for ~ 10 seconds awaiting spill window information from NUMI beam line DCM DAQ & Timing FEB GPS Receiver

15-Aug-08DoE Site Review / Harvard(4) DAQ Heirarchy – 64 FEBs to one “Data Concentrator Power Distribution Power Distribution Data Concentrator Data Concentrator FEBs Beam DAQ

15-Aug-08DoE Site Review / Harvard(5) Front End Board (FEB) Architecture APD Module TE Cooler Control ADC FPGA DAQ ASIC Thermoelectric cooler maintains – 15C at APD ASIC integrates & shapes 32 signal channels from APD Selectable risetime & falltime constants ASIC’s 8:1 Multiplexers 16 MHz to sample each channel at 500 ns/sample ASIC’s four outputs are continuously digitized by quad 16 Msps and sent to FPGA ~ 12,000 FEBs in NOvA Far Detector

15-Aug-08DoE Site Review / Harvard(6) TfTf TrTr 8:1 Mux TfTf TrTr TfTf TrTr TfTf TrTr ch NOvA ASIC (T. Zimmerman / FNAL) 16 MHz multiplexers 2 Msps per channel Adjustable risetime & falltime Status  Prototypes fabricated on TSMC 0.25u CMOS  Tested & work as per simulations  2 nd version now available to work at either Near or Far detectors.

15-Aug-08DoE Site Review / Harvard(7) Signal Processing Use multiple correlated pairs of samples centered on leading edge Separate DSP filters in FPGA (firmware) for  Pulseheight  Timing  Triggering

15-Aug-08DoE Site Review / Harvard(8) Summary & Status of NOvA FEB Flexible architecture : Continuous digitization + DSP  2 MSPS DSO on every channel (Far Detector): Local DSP filters in FPGA  Up to 8 MSPS for use in Near Detector (resolve event overlaps) FEB Version 2.0 successfully tested in FY06-07 FEB Version 3.0  Works with NOvA ASIC V2.0  Design completed Jan 08  Project halted due to funding  Prototypes to be produced September 08  Testing FY 09  To be used on IPND – Schedule TBD FEB V4.0  May not be necessary if V3.0 meets all specs. (Minor changes to V3.0  V3.1)

15-Aug-08DoE Site Review / Harvard(9) FEB V3.0