Breakout Report: RAMP Grand Challenges Eric Chung, Joel Emer, Paul Hartke, James C. Hoe, James Holt, Asif Khan, Christos Kozyrakis Martha Mercaldi Kim,

Slides:



Advertisements
Similar presentations
BI Web Intelligence 4.0. Business Challenges Incorrect decisions based on inadequate data Lack of Ad hoc reporting and analysis Delayed decisions.
Advertisements

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Tier 1 Breakout Topics How to study a 100,000-core system (yes that is 100K) using RAMP technologies? Krste What "great" research questions can RAMP help.
RAMP Sharing (Playing well with others) John Davis, Christos Kozyrakis, Chuck Thacker, Takefumi Miyoshi, Shinya Takamaeda, Phillip Jones, Tayo Oguntebi,
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
Data Warehouse/Data Mart Components Concepts Characteristics.
Paper Title Your Name CMSC 838 Presentation. CMSC 838T – Presentation Motivation u Problem paper is trying to solve  Characteristics of problem  … u.
1 SOFTWARE LIFE-CYCLES Beyond the Waterfall. 2 Requirements System Design Detailed Design Implementation Installation & Testing Maintenance The WATERFALL.
RAMP Breakout Reports Krste Asanovic, Derek Chiou, James Hoe, Christos Kozyrakis, Mark Oskin, Chuck Thacker, John Wawrzynek 1/11/2007 (Composed by Greg.
Discrete-Event Simulation: A First Course Steve Park and Larry Leemis College of William and Mary.
Source Code Optimization and Profiling of Energy Consumption in Embedded System Simunic, T.; Benini, L.; De Micheli, G.; Hans, M.; Proceedings on The 13th.
What Great Research ?s Can RAMP Help Answer? What Are RAMP’s Grand Challenges ?
Better Speedups for Parallel Max-Flow George C. Caragea Uzi Vishkin Dept. of Computer Science University of Maryland, College Park, USA June 4 th, 2011.
- 1 - Component Based Development R&D SDM Theo Schouten.
Sensor Network Simulation Simulators and Testbeds Jaehoon Kim Jeeyoung Kim Sungwook Moon.
IE 594 : Research Methodology – Discrete Event Simulation David S. Kim Spring 2009.
The Pursuit for Efficient S/C Design The Stanford Small Sat Challenge: –Learn system engineering processes –Design, build, test, and fly a CubeSat project.
4.x Performance Technology drivers – Exascale systems will consist of complex configurations with a huge number of potentially heterogeneous components.
Software Qualities. Unique Properties of Software (Teams: What are the properties of software that make it unique from other engineering disciplines?)
Introduction to Parallel Computing. Serial Computing.
Suitability and Contribution of Agile Methods in Mobile Software Development 
Microsoft Research Faculty Summit Panacea or Pandora’s Box? Software Transactional Memory Panacea or Pandora’s Box? Christos Kozyrakis Assistant.
Extreme scale parallel and distributed systems – High performance computing systems Current No. 1 supercomputer Tianhe-2 at petaflops Pushing toward.
Wireless Networks Breakout Session Summary September 21, 2012.
Extreme-scale computing systems – High performance computing systems Current No. 1 supercomputer Tianhe-2 at petaflops Pushing toward exa-scale computing.
Tracking with Unreliable Node Sequences Ziguo Zhong, Ting Zhu, Dan Wang and Tian He Computer Science and Engineering, University of Minnesota Infocom 2009.
RAMPing Down Chuck Thacker Microsoft Research August 2010.
Software Development Software Testing. Testing Definitions There are many tests going under various names. The following is a general list to get a feel.
Our Process We Threw Out Preconceptions and Left No Stone Unturned We looked at white papers, articles, Gartner and Forrester reports, and marketing collateral.
4.2.1 Programming Models Technology drivers – Node count, scale of parallelism within the node – Heterogeneity – Complex memory hierarchies – Failure rates.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
9 February 2000CHEP2000 Paper 3681 CDF Data Handling: Resource Management and Tests E.Buckley-Geer, S.Lammel, F.Ratnikov, T.Watts Hardware and Resources.
Computational Sprinting on a Real System: Preliminary Results Arun Raghavan *, Marios Papaefthymiou +, Kevin P. Pipe +#, Thomas F. Wenisch +, Milo M. K.
Design Process … and some design inspiration. Course ReCap To make you notice interfaces, good and bad – You’ll never look at doors the same way again.
ECE450 - Software Engineering II1 ECE450 – Software Engineering II Today: Introduction to Software Architecture.
CS 546: Intelligent Embedded Systems Gaurav S. Sukhatme Robotic Embedded Systems Lab Center for Robotics and Embedded Systems Computer Science Department.
Data Center & Large-Scale Systems (updated) Luis Ceze, Bill Feiereisen, Krishna Kant, Richard Murphy, Onur Mutlu, Anand Sivasubramanian, Christos Kozyrakis.
January 24, 2009 Agile Product Management Making Things Happen Walter Bodwell Planigle.
1 Retreat (Advance) John Wawrzynek UC Berkeley January 15, 2009.
Software Development Life Cycle (SDLC)
Comprehensive Scientific Support Of Large Scale Parallel Computation David Skinner, NERSC.
1 Packet Network Simulator-on-Chip Henry Wong Danyao Wang University of Toronto Connections 2009 ECE Graduate Symposium.
Overview Prototyping Construction Conceptual design Physical design Generating prototypes Tool support.
CERN IT Department CH-1211 Genève 23 Switzerland t Migration from ELFMs to Agile Infrastructure CERN, IT Department.
INCOSE IW12 MBSE Workshop 15 INCOSE (MBSE) Model Based System Engineering Integration and Verification Scenario Ron Williamson, PhD Raytheon
What are Background Checking Applications? By: Intelifi Screening Technology.
Decisive Themes, July, JL-1 ARTEMIS Decisive Theme for Integrasys Pedro A. Ruiz Integrasys July, 2011.
DAC50, Designer Track, 156-VB543 Parallel Design Methodology for Video Codec LSI with High-level Synthesis and FPGA-based Platform Kazuya YOKOHARI, Koyo.
INTRODUCTION TO WIRELESS SENSOR NETWORKS
Architecture & System Performance
Architecture & System Performance
Andrew Putnam University of Washington RAMP Retreat January 17, 2008
Component Based Software Engineering
Design, prototyping and construction
Anne Pratoomtong ECE734, Spring2002
Chapter 13 Logical Architecture.
Model-Driven Analysis Frameworks for Embedded Systems
From Paintable Computing to Scale-free Architectures
Computer Science Life Cycle Models.
Chapter 13 Logical Architecture.
SOFTWARE LIFE-CYCLES Beyond the Waterfall.
DESIGN, PROTOTYPING and CONSTRUCTION
Software Processes Process should be
Performance And Scalability In Oracle9i And SQL Server 2000
Adapting Agile in Pharmaceutical Industries
Xilinx Alliance Series
Challenge: Complexity and Scalability
Design, prototyping and construction
System Development Methods
Chapter 13 Logical Architecture.
Presentation transcript:

Breakout Report: RAMP Grand Challenges Eric Chung, Joel Emer, Paul Hartke, James C. Hoe, James Holt, Asif Khan, Christos Kozyrakis Martha Mercaldi Kim, Andrew Putnam

Overview Immediate and long term goals for current projects Characterization of “grand” problems well suited for RAMP Grand Challenges

Goals Functional vs. coarse-grain performance vs. cycle-accurate vs. structurally-true –different needs (architectural insights vs. performance tuning, vs. …) –can different/opposing requirements co-exist –different levels of model could feed each other We want to push beyond the capacity of SW simulation –scale, speed, level of detail –do it faster/easier/better than SW simulator or building ASICs

More Goals Get architects and graduate students to build systems (working with constraints) and to probe deeper than paper designs We are not replacing SW simulators in all scenarios RAMP-red/white/blue/purple/…. –compatible, and reusable IPs –need better-defined applications to drive developments----what is RAMP red/white/blue supposed to be good at any way?

Characteristics (what simulators can’t do) Look at exotic and/or specialized systems against a substantial software base –and the not-so-exotic at extreme scale, heterogeneity, parallelism, unreliability Enable software folks to get involved in new architectures, feedback and iterate –got to have more than fast HW, SW folks want familiar tools and environment Enable user studies that measure the “human factor”

Grand Challenges A viable methodology for architecture research in 5 years to convince a real design team of an idea To really push the scale, 1,000,000 nodes (in condition that is useful by others) An easily accessible parallel platform for non-architects (e.g., to be used by parallel- algorithm folks) Develop a parallel architecture and programming model/language suitable for the masses (i.e., taught to freshmen)