CCB to OH Interface M.Matveev Rice University February 22, 2016 1.

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.

Sector Processor – to – Muon Sorter tests M.Matveev Rice University January 8, 2004.

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Lecture 28 IEEE JTAG Boundary Scan Standard

Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.

FPGAs and IRRADIATED FPGAs for the LHCb UPGRADE Bin Gui, Ray Mountain.

GND HALT TDI_1 TCK TMS VREF TDO_10 Signal distribution on the JTAG cable.

Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)

Ultra-Low Power | High Integration | Easy-to-Use

Collection of information about the Hardware and firmware upload within the PSB rf system A. Blas FMC WG 20/01/ Topic of the meeting: make sure that.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.

PPIB and ODMB Status Report Rice University April 19, 2013.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,

1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.

Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.

CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.

1 Pulsar Design Mircea Bogdan Level 2 Pulsar - Production Readiness Review Friday, Nov.7, 2003.

1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.

CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.

Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.

CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.

TTCrx Issues M.Matveev Rice University December 17, 2009.

HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.

1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.

Tests of the Fully Loaded CSC Track Finder Backplane M.Matveev S.-J. Lee Rice University Alex Madorsky University of Florida 2 May 2005.

E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.

TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.

Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.

CCB to OH Interface M.Matveev Rice University November 12,

Status of the Beetle front-end chip carrier for SRS Lorne Levinson Weizmann Institute of Science Rehovot, Israel L. Levinson, Weizmann Institute, Nov.

FEE Electronics progress PCB layout 18th March 2009.

M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

The Data Handling Hybrid Igor Konorov TUM Physics Department E18.

E. Hazen1 AMC13 Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

CSC EMU Muon Port Card (MPC)

Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF

GTK-TO readout interface status

LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team

CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016.

FEE Electronics progress

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

University of California Los Angeles

Status of CC-PC Evaluation Board

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

Custom Mezzanine for the MTF7 Processor

Presentation transcript:

CCB to OH Interface M.Matveev Rice University February 22,

CCB Mezzanine Design Features Distributes 7 signals from the CSC Clock and Control Board (CCB) to OH v.2b - 40MHz LHC clock (LVDS pair) - JTAG (TCK, TMS, TDI, TDO) signals (4 LVDS pairs) - Hard Reset (500 ns pulse, LVTTL) - JTAG control to OH multiplexor, CCB or GBT (LVTTL) Six HDMI Type A connectors on the front panel Two options: CCB mezzanine and a standalone board 2

Grounding of HDMI Connector Pins 2,5,8,11,17 can be connected to GND with a 0 Ohm resistor. By default NOT connected. Shell (cage, 4 pins) can be connected to GND with a 0 Ohm resistor. By default NOT connected. 3

CCB Mezzanine Design Status and Plans PCB layout design finished on February 15 th. Plan to fabricated 10 boards by early March (delivery in 6 working days). Most components in hand. Will assemble 3 boards (2 mezzanines and a standalone version) and verify functionality at Rice with the OH v.2a. Then ship one modified CCB board to TAMU and one standalone board to Yifan. Test them with the OH v.2b. If no problem, assemble all other boards in summer. 4