Current Status of RICH LVL-1 Trigger Module Takashi Matsumoto and Ken Oyama Presentation Outline Topics Geometry of Trigger Tile Required function of RICH.

Slides:



Advertisements
Similar presentations
ESODAC Study for a new ESO Detector Array Controller.
Advertisements

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Analog-to-Digital Converters
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012
Power Distribution Studies at Fermilab Aida Todri, FNAL ATLAS/CMS Power WG Meeting March 31 st, 2010.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
ISUAL Sprite Imager Electronic Design Stewart Harris.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
1 The PHENIX Muon Identifier Front End Electronics Andrew Glenn (University of Tennessee), for the PHENIX collaboration Andrew Glenn 5/1/01 April APS Meeting.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
20 Out-panel Overview Crate-based (VME 9U) architecture. 4 crates for entire MUID system: –North Horizontal, North Vertical, South Horizontal, South Vertical.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
MaPMT Readout with boardBeetle: First Experiences Beetle User meeting, Zürich, Stephan Eisenhardt University of Edinburgh  Testbeam experiences:
Reduction only needed for p+p and light A+A calibration runs Generate primitives for level 2 (Ring count in RICH) Electron trigger at low transverse momenta.
Electronics for Range System Prototype Tests A. Piskun ITEP, Moscow, 28 April, 2010.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
Calorimeter Digitizer Electronics Cheng-Yi Chi Columbia University Nov 9-10, 2015sPHENIX Cost and Schedule Review1.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
Electron Trigger in PHENIX Kenta Shigaki (KEK) at PHENIX Heavy Flavor and Light Vector Meson Physics Working Group Meeting on March 9, 2000.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Electronics for Range System Prototype Tests
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
Analog FE circuitry simulation
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
KRB proposal (Read Board of Kyiv group)
Front-end electronic system for large area photomultipliers readout
LHCb calorimeter main features
CSE 171 Lab 11 Digital Voltmeter.
Analog-to-Digital Converters
PIC18F458 Analog-to-Digital
ECAL Electronics Status
FIGURE 1: SERIAL ADDER BLOCK DIAGRAM
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
PID meeting Mechanical implementation Electronics architecture
PHENIX forward trigger review
Cheng-Yi Chi Nevis Lab Physics Dept Columbia University
The QUIET ADC Implementation
Presentation transcript:

Current Status of RICH LVL-1 Trigger Module Takashi Matsumoto and Ken Oyama Presentation Outline Topics Geometry of Trigger Tile Required function of RICH LVL-1 Block diagram of LVL-1 Module Another scheme (with MuID ROC) Development of prototype Ver.2 Comparison of two LVL-1 schemes Conclusion

Topics Old version of RICH trigger module is obsolete. 32 G-Links to Local LVL-1 Two different new layouts of RICH trigger are presented. 1. Followed by MuID ROC 2. Digital Processing in RICH LVL-1 trigger module. Similar to old style, but # of G-Links is less than 16, and data format can be is same as output of ROC.

Geometry of Trigger Tile 80 PMTs 5PMTs 4 PMTs Trigger Tile 16 trigger tiles are processed on a “SAME” LVL-1 Module. RICH PMT array of a side (1/4 of entire PHENIX) has 1,280 PMTs (64 non overlapped trigger tiles) ……. ….. Preamps = 16 tiles

Make 4x5 PMT current sum from 5 AMU/ADC Modules Make 4x5 PMT current sum from 5 AMU/ADC Modules Current Sum of 4x5 PMTs Current Sum of 4 PMTs i1i2i3i4 i5 I total = i1+i2+i3+i4+i5 RICH Chip AMU/ADC Modules Back Plane RICH chips on AMU/ADC module make 4 PMTs current sum. Output of 5 RICH chips are summed up on the Back-Plane again.

Required function of RICH LVL-1 (old scheme) Required function for RICH LVL1 module (only 3 things) -Current to Voltage conversion -AD Conversion -Send data to Local LVL-1 via G-LINK Configuration Input - 16 channels/module - 4x5 PMTs current sum per channel - Dynamic Range 2.5mA(offset) to 7 mA (corresponds 0 to 70 photon) Output - 2 G-LINK/module (total = 32) Latency < 200ns

Block Diagram of LVL-1 Trigger Module (old scheme) Upper half of LVL-1 module and only one channel are shown. 4x5 PMTs Current Sum Reference Vcc CLK Serial LVL1 Controller Control line for upper Control line for lower 3 State Buffer Trailer 4 bits ADC CLK 10bit ADC bits To G-LINK 20 bits 3State timing Signal line Control line Data Structure data1 data2 data3 data4 data5

A New Scheme (with MuID ROC) x16 MuID ROC Threshold OR’s New LVL-1 A RICH LVL-1 Trigger Module Trigger Sum Reference 16 analog signal output/module 16 x 4 analog signal are fed from other module Send analog sum signals from RICH LVL-1 module to MuID ROC MuID ROC is already developed. Some threshold cut are required on the RICH LVL-1 module? If so, it is not so easy to design new analog circuit.

Development of Prototype Ver.2 (Digital Processing) # of ADCs are same as old scheme. Output of ADCs are followed by a logic processing (threshold, OR’s, etc.) unit. Programmable. (Use Altera CPLD – around $100/chip) We have much experience to design digital circuit. +5V bits ADC CPLD (FLEX10K20) Threshold OR’s cupper outputs or G-LINKs with same format as MuID ROC? ADC outputs from other 15 channels Another new scheme RICH group propose.

With MuID ROC Digital processing on RICH LVL-1 module Threshold setup & logic OR’s are performed in MuID ROC. RICH LVL-1 module has to output 256 (coaxial ? Its question) cables of analog sum which results many cables and worry of analog noise due to GND loop. MuID ROC is already developed. Analog signals are converted to digital data IN a RICH crate  No worry of additional noise due to cabling. Threshold setup and OR’s are performed at RICH LVL-1 module (also re-configurable). RICH LVL-1 module outputs digitized data that needs less cable. 16 flat cables (or G-Links) { can be reduced to 8 cables (or G-Links) ?} Prototype will come soon. No further operation procedures. Comparison of two LVL-1 schemes