Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.

Slides:



Advertisements
Similar presentations
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
Advertisements

Power e Lab PowerELab Limitedwww.powerelab.com 1 An Active EMI reduction IC WT6001 POWERELAB LIMITED A Power Converter Technology Provider.
ECEN 5004 – Digital Packaging Chapter 4 “Fundamentals of Electrical Package Design” Objectives: Introduction to electrical package design Signal integrity,
MICHAEL CHIANG EECS /05/2013 Presenting: Capacitors.
1 - David M. Zar - 5/20/2015 CSE464 Coupling Calculations via Odd/Even Modes Spring, 2009 David M. Zar (Based on notes by Fred U. Rosenberger)
Time-domain Reflectometry (TDR) Measurements
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
Crosstalk Overview and Modes.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
PCB Design & Layout Tips
IC packaging and Input - output signals
The SCSI Interface Objectives In this chapter, you will: -Understand the different SCSI standards and confusing naming schemes -Identify cables and connectors.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
1 Terminations Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
1 Project Assignment Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
Differential Signals EECS 713 Project by Jay Fuller :) What are they? When to use them Traces, connectors, terminations, etc.
Layout Considerations of Non-Isolated Switching Mode Power Supply
Ground and Power Planes
Revised: Aug 1, EE4390 Microprocessors Lessons 29, 30 Welcome to the Real World!
1 Vias and Capacitors Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
PCB Layout Introduction
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
PCB Layout Introduction
Lecture 16 In this lecture we will discuss comparisons between theoretical predictions of radiation and actual measurements. The experiments consider simple.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Washington State University
Practical Digital Design Considerations Review of Concepts Created February 2008 ©Paul R. Godin.
Lumped versus Distributed: A component must be considered as distributed when the physical dimensions of an element become significant with respect to.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Course Introduction Purpose
Sep-03 ©Cisco SystemsCCNA Semester 1 Version 3 Comp11 Mod4 – St. Lawrence College – Cornwall Campus – Clark slide 1.
The Probe: Measurement Accuracy Begins at the Tip  Attenuation –The ratio of the probe’s input signal amplitude to the output signal amplitude..  Bandwidth.
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
Exam 1 information Open book, open notes, bring a calculator Eligible topics (1 of 2) (not an exhaustive list) Everything covered up to and including transmission.
Alternating Current Circuits. AC Sources  : angular frequency of AC voltage  V max : the maximum output voltage of AC source.
Exam 3 information Open book, open notes, bring a calculator Eligible topics (1 of 9) (not an exhaustive list) Generic amplifiers Amplifier basics voltage.
Chapter 2. High-speed properties of logic gates.
Developing Cabling Module Situation at August 2006 Vello Vanem.
By Prof. Dr. Mousa A. Abd-Allah Electromagnetic Compatibility.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
전자파 연구실 1 5. Ground planes and layer stacking. 전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
IC packaging and Input - output signals
Adapter Board Design Changes
Open book, open notes, bring a calculator
How to debug PMP systems A guideline for Application Engineers
Thevenin Theorem Any combination of batteries and resistances with two terminals can be replaced by a single voltage source e and a single series resistor.
6. Terminations.
Crosstalk Overview and Modes.
PCB Design & Layout Tips
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
Open book, open notes, bring a calculator
Open book, open notes, bring a calculator
Fanout Clock Skew Lab Exercise
Crosstalk Overview and Modes.
COPING WITH INTERCONNECT
Announcement Next class: 10 min Quiz Material: Book Chapter 10
Crosstalk Overview and Modes.
Terminations Chris Allen
Presentation transcript:

Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam is cumulative, all topics discussed are eligible for examination Thevenin and Norton equivalent circuits Criteria for when high-speed design techniques should be applied Transient response of 1 st -order circuits Measuring device capacitance and inductance Crosstalk from various reactances Output driver characteristics (totem pole, open emitter, …) Noise margin Timing analysis, critical paths Ground bounce Packaging options including packageless options Thermal effects, analysis, and management

Exam 2 information Open book, open notes, bring a calculator Eligible topics (2 of 3)(continued) Transmission line model, parameters of interest, loss mechanisms Transmission line propagation, voltages and currents, reflections Return-path current and crosstalk Ground plane interruptions and routing issues Near-end and far-end crosstalk Power planes and board layer stack up Termination schemes (far end, source end) Real resistor characteristics Via types and specifications Electrical effects of vias Proper via placement for managing return-path current Proper decoupling capacitor placement and connections

Exam 2 information Open book, open notes, bring a calculator Eligible topics (3 of 3)(continued) Bypass capacitor role and placement Real capacitor characteristics Connectors and pin inductance Cables and return current path management EMI and radiated emissions Radiation from common-mode and differential mode currents Pipelining and latency Demultiplexing and multiplexing Clock sources Clock skew and fine timing adjustments Oscilloscope characteristics Passive and active probes

Exam 2 information Open book, open notes, bring a calculator Specific topics (not an exhaustive list) Board layer stack, return path current management, and decoupling capacitor placement Timing analysis must identify critical path and find max operating frequency Daisy chain signal routing and end termination component placement High frequency behavior of real capacitors and resistors EMI characteristics of common-mode and differential-mode currents 7 problem sets, total of 15 questions