Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.

Slides:



Advertisements
Similar presentations
SDN + Storage.
Advertisements

Bozidar Stojadinovic Gilberto Mosqueda UC Berkeley NEES FAST-MOST.
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Modern VLSI Design 3e: Chapter 10 Copyright  2002 Prentice Hall Adapted by Yunsi Fei ECE 300 Advanced VLSI Design Fall 2006 Lecture 24: CAD Systems &
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Meeting Service Level Objectives of Pig Programs Zhuoyao Zhang, Ludmila Cherkasova, Abhishek Verma, Boon Thau Loo University of Pennsylvania Hewlett-Packard.
All Hands Meeting, 2006 Title: Grid Workflow Scheduling in WOSE (Workflow Optimisation Services for e- Science Applications) Authors: Yash Patel, Andrew.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Bastien DURAND Karen GODARY-DEJEAN – Lionel LAPIERRE Robin PASSAMA – Didier CRESTANI 27 Janvier 2011 ConecsSdf Architecture de contrôle adaptative : une.
Monte Carlo Simulation Methods - ideal gas. Calculating properties by integration.
March 2002 update for GSRC Igor L. Markov University of Michigan.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems Slide 1 Process Scheduling for Performance Estimation and Synthesis.
Reliability-Aware Frame Packing for the Static Segment of FlexRay Bogdan Tanasa, Unmesh Bordoloi, Petru Eles, Zebo Peng Linkoping University, Sweden 1.
1 of 14 1 Fault-Tolerant Embedded Systems: Scheduling and Optimization Viacheslav Izosimov, Petru Eles, Zebo Peng Embedded Systems Lab (ESLAB) Linköping.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Architecture and Real Time Systems Lab University of Massachusetts, Amherst An Application Driven Reliability Measures and Evaluation Tool for Fault Tolerant.
1 Advanced Digital Design Asynchronous Design: Research Concept by A. Steininger and M. Delvai Vienna University of Technology.
1 of 14 1 Scheduling and Optimization of Fault- Tolerant Embedded Systems Viacheslav Izosimov Embedded Systems Lab (ESLAB) Linköping University, Sweden.
A Scheduling and Routing Algorithm for DMFS Ring Layouts with Bus-phase Addressing Megha Gupta Srinivas Akella.
Problem Background Motivation Design a task and bus scheduling tool that works with the automotive design process and captures the constraints that the.
Design Guide A Batteryless Cell phone 6/20/2006. Project Objective Objective Design a practical batteryless cell phone Motivation Take your cell phone.
Embedded Systems Design Paul Pop, associate professor Embedded systems engineering section.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
Cluster Reliability Project ISIS Vanderbilt University.
Young Suk Moon Chair: Dr. Hans-Peter Bischof Reader: Dr. Gregor von Laszewski Observer: Dr. Minseok Kwon 1.
Probabilistic Reasoning for Robust Plan Execution Steve Schaffer, Brad Clement, Steve Chien Artificial Intelligence.
Feedback Control for the Programmable Cell Culture Chip “ProCell” Felician Ștefan Blaga Supervisor: Paul Pop (DTU Informatics) Co-supervisors: Wajid Minhass.
Integrated Scheduling and Synthesis of Control Applications on Distributed Embedded Systems Soheil Samii 1, Anton Cervin 2, Petru Eles 1, Zebo Peng 1 1.
Energy/Reliability Trade-offs in Fault-Tolerant Event-Triggered Distributed Embedded Systems Junhe Gan, Flavius Gruian, Paul Pop, Jan Madsen.
Hardware/Software Co-design Design of Hardware/Software Systems A Class Presentation for VLSI Course by : Akbar Sharifi Based on the work presented in.
Path Scheduling on Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference San Francisco,
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
FORS 8450 Advanced Forest Planning Lecture 5 Relatively Straightforward Stochastic Approach.
Presentation by Tom Hummel OverSoC: A Framework for the Exploration of RTOS for RSoC Platforms.
MROrder: Flexible Job Ordering Optimization for Online MapReduce Workloads School of Computer Engineering Nanyang Technological University 30 th Aug 2013.
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
Dynamic Slot Allocation Technique for MapReduce Clusters School of Computer Engineering Nanyang Technological University 25 th Sept 2013 Shanjiang Tang,
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
A Fully Automated Fault- tolerant System for Distributed Video Processing and Off­site Replication George Kola, Tevfik Kosar and Miron Livny University.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Outline Motivation and Contributions Related Works ILP Formulation
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects Fei Wang 1,2, Yu Hu 1, Huawei Li 1, Xiaowei Li 1, Jing Ye 1,2 1 Key Laboratory.
System-Level Modeling and Simulation of the Cell Culture Microfluidic Biochip ProCell Wajid Hassan Minhass †, Paul Pop †, Jan Madsen † Mette Hemmingsen.
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Trade-offs in Web development Jianyun Zhou Dept. of Computer and Information Science.
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Maintenance strategies
Paul Pop, Petru Eles, Zebo Peng
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Homework 8 - Monte Carlo Simulation using Minitab
Class project by Piyush Ranjan Satapathy & Van Lepham
Fault-Tolerant Architecture Design for Flow-Based Biochips
Verilog to Routing CAD Tool Optimization
Timing Analysis of Mixed-Criticality Hard Real-Time Applications Implemented on Distributed Partitioned Architectures Sorin Ovidiu Marinescu, Domițian.
Microfluidic Biochips
Presentation transcript:

Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University of Denmark

2 Background & Motivation Test tubes Robotics Microfluidics Automation Integration Miniaturization Automation Integration Miniaturization Automation Integration Miniaturization Slide soruce: Krish Chakrabarty, Duke University

3 Microfluidics (University of Michigan) 1998 (Duke University) 2002 Slide soruce: Krish Chakrabarty, Duke University Continuous-flow biochips Droplet-based biochips

4 Biochip Architecture

5 Electrowetting on Dielectric

6 Synthesis: Main Design Tasks Scheduling Binding Placement Allocation

7 Fault Model  Types of faults:  Permanent  Parametric  Causes:  Particle contamination  Excessive voltage  Coating failure  Assumption:  Same probability for all cells

8 Fault Tolerance

9 Design Automation  ILP-based syntehsis  Constraints:  Scheduling and precedence  Resource  Placement  Optimization objective:  Minimize the completion time of the application  Evaluation of a design alternative using MCS  Generate a set of faulty cells  Try to reconfigure the biochip such that the execution time remains the same as for the case with no faults  Reconfiguration done using ILP-based synthesis

10 Experimental Evaluation  Real-life application  Mixing stage of polymerase chain reaction (PCR) ‏  Assay completion time: 13 s  Experimental setup  ILP: GAMS 21.5, CPLEX  SunFire v440 4, UltraSPARC IIIi CPUs, 1,062 MHz and 8 GB RAM  MCS: 5,000 runs with a cell failure probability of 0.999

11 Contributions and Message  Contributions  ILP-based synthesis of digital microfluidic biochips  Considered permanent cell faults  Message  Labs-on-a-chip can be implemented with digital microfluidics  CAD tools are essential for the design of such biochips