Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP OMEN Nanoiwre* Supporting Document.

Slides:



Advertisements
Similar presentations
Contact Modeling and Analysis of InAs HEMT Seung Hyun Park, Mehdi Salmani-Jelodar, Hong-Hyun Park, Sebastian Steiger, Michael Povoltsky, Tillmann Kubis,
Advertisements

Field Effect Transistor characteristics
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide BJT Lab V2.0.
Device Simulation: Transport (Double Gate MOSFETs) Mehdi Salmani Jelodar, Seung Hyun Park, Zhengping Jiang, Tillmann Kubis, Michael Povolotsky, Jim Fonseca,
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Tutorial 6 – Device Simulation:
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-time User Guide for Piecewise.
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, MIT, Molecular Foundry, UC Berkeley, Univ. of Illinois, UTEP Periodic.
ECE 663 P-N Junctions. ECE 663 So far we learned the basics of semiconductor physics, culminating in the Minority Carrier Diffusion Equation We now encounter.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to PN Junction.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Quantum Transport in Ultra-scaled.
Full-band Simulations of Band-to-Band Tunneling Diodes Woo-Suhl Cho, Mathieu Luisier and Gerhard Klimeck Purdue University Investigate the performance.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Tutorial 5 Strain Hesameddin Ilatikhameneh.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to OMEN Nanowire**
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Homo-junction InGaAs Band-to-band.
ECE 342 Electronic Circuits 2. MOS Transistors
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, MIT, Molecular Foundry, UC Berkeley, Univ. of Illinois, UTEP DFT Calculations.
NEGF Method: Capabilities and Challenges
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Using NEMO5 to quantitatively predict.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Three-dimensional quantum transport simulation of ultra-small FinFETs H. Takeda and N. Mori Osaka University.
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, MIT, Molecular Foundry, UC Berkeley, Univ. of Illinois, UTEP NEMO5.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide Drift-Diffusion.
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, MIT, Molecular Foundry, UC Berkeley, Univ. of Illinois, UTEP Multi.
Laboratoire Matériaux et Microélectronique de Provence UMR CNRS Marseille/Toulon (France) - M. Bescond, J-L. Autran, M. Lannoo 4 th.
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, UC Berkeley, Univ. of Illinois, UTEP CNTbands First-Time User Guide.
ENE 311 Lecture 9.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Generation of Empirical Tight Binding.
Dopant profiling and surface analysis of silicon nanowires using capacitance-voltage measurements Erik C. Garnett, Yu-Chih Tseng, Devesh R. Khanal, Junqiao.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
TCAD simulation of Si crystal with different clusters. Ernestas Zasinas, Rokas Bondzinskas, Juozas Vaitkus Vilnius University.
Network for Computational Nanotechnology (NCN) SungGeun Kim Purdue, Norfolk State, Northwestern, MIT, Molecular Foundry, UC Berkeley, Univ. of Illinois,
The New Single-silicon TFTs Structure for Kink- current Suppression with Symmetric Dual-Gate by Three Split Floating N+ Zones Dept. of Electrical Engineering,
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, UC Berkeley, Univ. of Illinois, UTEP ADEPT 2.0 First-Time User Guide.
IEE5328 Nanodevice Transport Theory
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to MOSCAP*
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First time user guide for RTD-NEGF.
Network for Computational Nanotechnology (NCN) Gerhard Klimeck Berkeley, Univ. of Florida, Univ.of Illinois, Norfolk State, Northwestern, Purdue, Stanford,
Source-gated Transistor Seokmin Hong. Why do we need it? * Short Channel Effects Source/Drain Charge Sharing Drain-Induced Barrier Lowering Subsurface.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
2 s 2.org 2008 MSD Annual Review Simulation study and tool development for ultra-scaled InAs HEMTs Theme 6 Neerav Kharche, Mathieu Luisier, & Gerhard.
Analysis of Strain Effect in Ballistic Carbon Nanotube FETs
FIELD EFFECT TRANSISTOR
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
Revision CHAPTER 6.
P-N Junctions ECE 663.
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Intro to Semiconductors and p-n junction devices
Contact Resistance Modeling in HEMT Devices
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
Nanowire Gate-All-Around (GAA) FETs
Lecture 19 OUTLINE The MOSFET: Structure and operation
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Reading: Finish Chapter 17,
Sung June Kim Chapter 19. MODERN FET STRUCTURES Sung June Kim
Objective: Investigate CTAP in realistic setting.
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Lecture #17 (cont’d from #16)
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
MOSFETs AIM: To understand how MOSFETs can be used as transducer drivers PRIOR KNOWLEDGE: Output transducers, Current in circuits, Calculating resistor.
Lecture #15 OUTLINE Diode analysis and applications continued
ELECTRONICS AND SOLID STATE DEVICES-II
JFET Junction Field Effect Transistor.
Fig. 3 Electrical characterization and TCAD simulations of 1D2D-FET.
Lecture #16 OUTLINE MOSFET ID vs. VGS characteristic
Objective: Powerful tool development for atomistic level nanowire FET
Presentation transcript:

Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP OMEN Nanoiwre* Supporting Document Limitation of the Tool at Large Gate Voltage Sung Geun Kim**, Mathieu Luisier, Gerhard Klimeck Network for Computational Nanotechnology (NCN) Electrical and Computer Engineering *

Sung Geun Kim Outline What if a user wants to simulate a nanowire FET at large gate bias to obtain its on-current* using OMEN Nanowire? *On-current is defined as the drain current at Vg=Vdd where Vdd is positive supply voltage ( On-current is the measure of how fast the device can operate. Problem Statement Then, the Id-Vg curve at high gate voltage is required.

Sung Geun Kim What happens at large Vgs? Problem in Id-Vg Characteristics Circular Silicon Nanowire Dch* : 2nm Lch** : 15 nm χch † : 4.05eV φch ‡ : 4.25eV Strange behavior of Id-Vg curve at large Vg. *Dch : diameter of nanowire **Lch : channel length † χch : affinity of the channel material ‡ φch : gate work function Id : drain current, Vg : gate voltage

Sung Geun Kim Looking into the Device Behavior Bandstructure* Distorted conduction band edge *Explanations of the plot below can be found in the first time user guide of OMEN Nanowire Vg=0.8V According to the bandstructure plot, problems occur at Vg=0.8V. Users need to look into the output log and input deck for a more detailed description of the simulation process

Sung Geun Kim What is going on inside OMEN Nanowire? Output Log/Inputdeck **”Converge” means that the residue of the solution of Poisson equation become smaller than the convergence criterion 2. Look into “Output log”. You can scroll up and down to find where the problem happens Vg = 0.8V, Vs = 0V, Vd=0.4V 1. Find the following script in the inputdeck Residue Inputdeck is a part of output plots 3. Residue is larger than the criterion in the inputdeck whereby the iteration reached its maximum, 15. →Problem!! Poisson equation isn’t converged* n.b.) Poisson and Schrödinger equations are solved self-consistently to obtain the electron density and electrostatic potential in the nanowire.

Sung Geun Kim Why isn’t it converged? Physical Meaning At high gate voltage, the barrier height* in the channel becomes very small →The number of electrons reflected back at the barrier are too small. →The equilibrium in the source region** cannot be achieved. →Poisson equation cannot converge. reflected electrons transmitted electrons Vg=0.75V **Equilibrium in the source : the number of electrons = the number of donors *The barrier height is related to the workfunction of the gate and the affinity of the channel material

Sung Geun Kim Why is the conduction band edge distorted? Forcing Equilibrium So potential distortion occurs to achieve equilibrium at the source end. Raising the convergence criterion in such a situation does not help. The calculated drain current is not correct and has no meaning. This effect is inherent to ballistic transport and is not specific to OMEN.

Sung Geun Kim Summary The reason for the strange behavior of Id-Vg curve at high gate voltage is investigated The high gate voltage causes barrier height to be lowered to some degree that the equilibrium in the source region cannot be achieved easily. Poisson solver in OMEN attempts to distort(lower) the conduction band edge of the source end to achieve equilibrium. →Drain current is changed or distorted due to this behavior. The plotted drain current is not correct when Poisson equation does not converge. Users need to be careful about the results at high gate voltages. →Input deck and output log files should be carefully investigated