Fault Tolerant LEON 3FT Processing Fault Tolerant LEON 3FT Processing Device and Circuit Boards Sam Stratton Aeroflex Colorado Springs www.aeroflex.com/leon.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

6-April 06 by Nathan Chien. PCI System Block Diagram.
Computer Architecture
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
OUTPUT INTERFACE – Microprocessor Asst. Prof. Dr. Choopan Rattanapoka and Asst. Prof. Dr. Suphot Chunwiphat.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Next Generation of Spaceflight Processors: Low Power, High Performance, with Integrated SpaceWire Router and Protocol Engines Steve Parkes, Chris McClements,
Microprocessor 8085/8086 Lecturer M A Rahim Khan Computer Engineering and Networks Deptt.
Reliable SW/HW Co-Design for Wireless Communication System Integrating the Spin Model Checker and Celoxica's DK Suite Stefanos Skoulaxinos School of EPS.
#147 MAPLD 2005Mark A. Johnson1 Design of a Reusable SpaceWire Link Interface for Space Avionics and Instrumentation Mark A. Johnson Senior Research Engineer.
FPGA Design Using the LEON3 Fault Tolerant Processor Core
Microprocessor and Microcontroller Based Systems Instructor: Eng.Moayed N. EL Mobaied The Islamic University of Gaza Faculty of Engineering Electrical.
RUAG Aerospace 11 Using SpaceWire as EGSE Interface Anders Petersén, Torbjörn Hult RUAG Aerospace Sweden AB (Saab Space) International SpaceWire Conference.
International Workshop on Satellite Based Traffic Measurement Berlin, Germany September 9th and 10th 2002 TECHNISCHE UNIVERSITÄT DRESDEN Onboard Computer.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Characterization.
Controllers-system for APS – CubeSat nano-satellite Instructor: Daniel Alkalay Students: Moshe Emmer & Meir Harar Technion – Israel Institute of Technology.
Exemplar CFS Architecture
Todd Moore for the DES CollaborationPS TalkJune 13 th, DES DHE CRATE SYSTEM MANAGEMENT & CONTROL Todd Moore University of Illinois, at Urbana-Champaign.
Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 1 Honeywell Proprietary Multi Processor Board.
Hardware specifications. Hard drive The hard drive is what stores all your data. It houses the hard disk, where all your files and folders are physically.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Interconnection Structures
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
National Aeronautics and Space Administration General ICD information for SDRs For consideration for EDS Development Sandra Johnson NASA Glenn.
MAPLD 2005 Anthony Lai, Radiation Tolerant Computer Design.
Meier208/MAPLD DMA Controller for a Credit-Card Size Satellite Onboard Computer Michael Meier, Tanya Vladimirova*, Tim Plant and Alex da Silva Curiel.
Cis303a_chapt06_exam.ppt CIS303A: System Architecture Exam - Chapter 6 Name: __________________ Date: _______________ 1. What connects the CPU with other.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
SpaceCube: Current Missions and Ongoing Platform Advancements Dave Petrick T. Flatley, A. Geist, D. Espinosa, G. Crum, M. Lin, J. Hosler, M. Buenfil, K.
SpaceCube: Current Missions and Ongoing Platform Advancements Dave Petrick NASA/GSFC Code 587 9/3/2009 1MAPLD Session E NOTE: Handout Version.
MAPLD 2005 Anthony Lai, Radiation Tolerant Computer Design.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
DINO Peer Review 29 October 2015 Command and Data Handling Li, Michael Jayaraman, Vijay Bhatia, Vishal Winkelman, Martin.
Data Systems Division TEC-ED Slide : 1 25/09/2006Introduction SpaceWire 101 Seminar MAPLD 2006 SpaceWire origins and purpose From IEEE 1355 to ECSS-E-50-
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
FIRST COURSE Essential Computer Concepts. XP New Perspectives on Microsoft Office 2007: Windows XP Edition2 What Is a Computer? A computer is an electronic.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
1 Sunday, November 29, 2015 Space Systems Clearwater Honeywell Confidential and Proprietary System Block Diagram RIO NETWORK SWITCH SSPA Card #1 RIO SBC.
Approved for public domain release ( N C-0066 on ) © 2008 BAE Systems - All rights reserved EVOLUTION AND APPLICATIONS OF SYSTEM ON.
23 rd October 2009 Stuart Fowell SciSys and Astrium SOIS Projects - CCSDS Fall 2009 Meeting.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Computer Hardware The Processing Unit.
Presented by: Reshef Schreiber Itay Leibovitz Instructed by: Eran Segev.
Flight Software Overview
GoetzPre-PDR Peer Review October 2013 FIELDS TDS FPGA Peer Review Keith Goetz University of Minnesota 1.
PC Internal Components Lesson 4.  Intel is perhaps the most recognizable microprocessor manufacturer. List some others.
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S CHARACTERIZATION.
Chapter 3. Advanced Hardware Fundamentals The various parts you will commonly find in an embedded-system circuit 발표일시 : 발표자 : 채화영.
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
THE COMPUTER MOTHERBOARD AND ITS COMPONENTS Compiled By: Jishnu Pradeep.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
Exemplar CFS Architecture
Components of Computer
CFTP ( Configurable Fault Tolerant Processor )
University of Illinois, at Urbana-Champaign
Presentation transcript:

Fault Tolerant LEON 3FT Processing Fault Tolerant LEON 3FT Processing Device and Circuit Boards Sam Stratton Aeroflex Colorado Springs MAPLD 2009

9/3/2009MAPLD  The first board product developed with the UT699 was the LEON Controller Board (LCB) for a NASA experiment  Subsequent developments are currently in process or under investigation  This presentation will describe the UT699 LEON 3FT base products past, present and future –LEON 3FT Microprocessor –LEON 3FT Controller Board (LCB) –LEON 3FT Single Board Computer (SBC) –Companion Telemetry I/O Card Abstract

9/3/2009MAPLD  SPARC V8 Architecture –IEEE-754 FPU –cPCI 2.2 Compliant –2.5V Core, 3.3V I/O –QML Q & V LEON 3FT Microprocessor –SDRAM support –4 SpaceWire Ports –CAN-2.0 Bus

9/3/2009MAPLD  Part of the Materials International Space Station Experiment (MISSE) Program –Characterize Experimental Materials in a Space Environment –Six experiments have been deployed to date LEON 3FT Controller Board (LCB) NASA Image ISSO13E63407: Image of MISSE-3 following deployment on the outside of ISS on August 3, 2006 –Includes the capability to remotely command and monitor experiments  Proposed by NASA in 2008 delivered in Feb of 2009 –Scheduled to launch in November of 2009  MISSE-7: First to support active payloads

9/3/2009MAPLD  The LCB will Monitor and Control 4 Experimental DSP Boards –Provide 2A/5V to each DSP Board –Clocking to each experiment –4 Channels each of A to D Conversion –8 Watchdog signal inputs (2 per DSP Board) –RS-485 for Ground Communication Initial Concept

9/3/2009MAPLD  The LEON 3FT interfaces to the 4 DSP boards through registers in the FPGA LCB Architecture Controls most of the functionality

9/3/2009MAPLD  Designed to be a system controller board –Typically in the cPCI System Slot though supports peripheral slot as well  1553 BCRT function with dedicated memory for 1553 transactions –Accessed by the LEON 3FT through the memory mapped I/O space  4 SpaceWire ports implemented  66Mhz operation  3U Form Factor  Two RS-485 UARTS –One on the LEON 3FT –One on the support FPGA  4 LVDS UARTS LEON 3FT Single Board Computer

9/3/2009MAPLD LEON 3FT SBC Architecture Development Flight

9/3/2009MAPLD  cPCI 2.2 Compliant –Typically will reside in a peripheral slot  4 Port SpaceWire Router –200Mbs each port  1553 –Same as for the SBC  32 Channels of A to D Future - Companion Telemetry I/O Card

9/3/2009MAPLD Telemetry Card Architecture Development Flight

9/3/2009MAPLD  UT699 LEON 3FT –Available QML Q and V  LEON 3FT SBC –Development board available Dec 2009 –Flight board 6 to 8 months later  Companion Telemetry I/O Card –Development board by 2Q10 –Flight 6 to 8 months later Status