AMC40 firmware Data format discussions 17/10/2013Guillaume Vouters1.

Slides:



Advertisements
Similar presentations
Muon Electronic Upgrade Data Format. 32 bits nODE Architecture: remarks Six 32 input channels nSYNC for each nODE Three nSYNC per GBT LLT implemented.
Advertisements

E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 11: February 14, 2007 Compute 1: LUTs.
RE-configure FPGA through JTAG ◦ Heidelberg option, needs reprogramming of Altera devices (not in this talk)  Needed for re-programming after loss of.
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
Upstream Tracker Data Format JC Wang Upgrade Electronics & AMC40 Firmware Meeting 12/12/2013.
LAV firmware status Francesco Gonnella Mauro Raggi 23 rd May 2012 TDAQ Working Group Meeting.
Niko Neufeld CERN PH/LBC. Detector front-end electronics Eventbuilder network Eventbuilder PCs (software LLT) Eventfilter Farm up to 4000 servers Eventfilter.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Study on buffer usage and data packing at the FE Federico Alessio, with inputs from Richard, Ken, Guillaume LHCb Electronics Upgrade Meeting 11 April 2013.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
Start-up & synchronization sequence for Front-End LHCb Electronics Upgrade Meeting 13 February 2014 F. Alessio, CERN.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
Status of Readout Board Firmware Guillaume Vouters On behalf of the MiniDAQ developers 11 December 2014 LHCb Upgrade Electronics.
Chapter 4 The Von Neumann Model
CERN Real Time conference, Montreal May 18 – 23, 2003 Richard Jacobsson 1 Driving the LHCb Front-End Readout TFC Team: Arek Chlopik, IPJ, Poland Zbigniew.
Status report for TFC and ECS* LHCb Upgrade Electronics meeting F. Alessio, CERN with acknowledgements to Cairo (Caplan), Mauricio (Rivello),
Readout Control specifications for FE and BE in the upgraded LHCb readout system Federico Alessio Richard Jacobsson LHCb Electronics Upgrade Meeting 26.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 3 June 2003 Common L1 Workshop Use in Calorimeter Old design with.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Federico Alessio Zbigniew Guzik Richard Jacobsson TFC Team: A Super-TFC for a Super-LHCb - Top-down approach -
Federico Alessio, CERN Richard Jacobsson, CERN A new Readout Control System for the LHCb Upgrade at CERN 18th IEEE-NPSS Real Time Conference, June.
Simple ideas on how to integrate L2CAL and L2XFT ---> food for thoughts Ted May 25th, 2007.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
LHCb front-end electronics and its interface to the DAQ.
- L0DU - Monitoring issues L0 workshop – LHCb 10 January 2006 Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Magali Magne,
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Timing and Readout Control of the Upgraded LHCb Readout System Updated system-level specifications Federico Alessio Richard Jacobsson LHCb Electronics.
TFC update and TFC simulation testbench Federico Alessio Richard Jacobsson LHCb Electronics Upgrade Meeting 14 February 2012.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
TELL40 VELO time ordering Pablo Vázquez, Jan Buytaert, Karol Hennessy, Marco Gersabeck, Pablo Rodríguez P. Vazquez (U. Santiago)112/12/2013.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
FELIX Design FELIX Design Upgrades of detector readout meeting 9 June 2014 Lorne Levinson, for the FELIX group Upgrades of detector readout meeting, 9.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Readout Control specifications for FE and BE in the upgraded LHCb readout system Federico Alessio Richard Jacobsson LHCb FE specificiations Upgrade Meeting.
CERN F. Alessio & R. Jacobsson CERN LHCb Electronics Upgrade Meeting, April 15, LHCb Upgrade Front End  Back End Readout Architecture Proposal.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 11: January 31, 2005 Compute 1: LUTs.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Timing and Fast Control of the Upgraded LHCb Readout System Federico Alessio Richard Jacobsson LHCb Upgrade Electronics Review 5 December 2012.
(Fast) flow control to the FE LHCb Electronics Upgrade Meeting 13 June 2013 F. Alessio, K. Wyllie and conversations with many of you.
of the Upgraded LHCb Readout System
DIF – LDA Command Interface
Status of the DHCAL 1m2 GRPC Acquisition
TELL1 A common data acquisition board for LHCb
CRU Weekly Meeting Discussion on Trigger
CS184a: Computer Architecture (Structure and Organization)
Towards the final TFC architecture
The DHCAL DIF Board For the M2 Prototype
Dominique Breton, Jihane Maalmi
Sridhar Rajagopal and Joseph R. Cavallaro Rice University
Sridhar Rajagopal and Joseph R. Cavallaro Rice University
LHCb Electronics Brainstorm
Chapter 4 The Von Neumann Model
PID meeting Mechanical implementation Electronics architecture
CPU Structure CPU must:
ECE2030 HW-6.
TELL1 A common data acquisition board for LHCb
Presentation transcript:

AMC40 firmware Data format discussions 17/10/2013Guillaume Vouters1

Error Recovering Data Processing LLT decision MEP building BCID Alignment Decoding Memory DDR3 Computer Network CCPC resets ECS ODIN 40 SOL 40 Throttle Memory (FE data) FE data CLK x6 Low Level Interface If 80 bits width GBT If 112bits width GBT Throttle CCPC 1. Mini DAQ architecture Guillaume Vouters 17/10/20132

3Guillaume Vouters Header 100 Data 100 Header 101 Data 101 Header 102 Data 102 Header 103 Data 103 Data 104 Header 104 Data 103 Frame width = GBT time Bx0 Bx1 Bx2 Bx3 Bx4 Bit 0Bit 80 or 112 Header 100 Data FIFO Bit 0MSB Header 101 Data 101 Header 103 Data Header 104 Data 104 Header 102 Data 102 GBT frame 112 or 80 bits MUX  …  Number of bits of the FIFO width 17/10/2013 Bit 1 Bit 2 Data Format

4Guillaume Vouters Old data format (fixed length header !) New data format (variable length header !) Electronics Architecture of the LHCb Upgrade : This is the data encoding/decoding guidelines, sub-detectors specific coding must also be supported. 17/10/2013 Data Format

5Guillaume Vouters17/10/2013

Compilation 6Guillaume Vouters New data format VS GBT width VS Number of Inputs inputs Old data format VS GBT width VS Number of Inputs data length unit value = 4 17/10/2013 inputs

UT Compilation estimation 7Guillaume Vouters17/10/2013

Compilation 8Guillaume Vouters If data_length(8bit) in the header = 0x0A If data length unit value = 1 : real data length = 10bits If data length unit value = 4 : real data length = 40bits If data length unit value = 8 : real data length = 80bits Data length unit value GBT frame 112 or 80 bits MUX  …  Number of bits of the FIFO width Bit 0 Bit 8 Bit 112 or 80 Bit 4 Data length unit value = 4 This completely true with a fixed length header and part true for variable length header Even less true for UT with very flexible header 17/10/2013

Compilation 9Guillaume Vouters If data_length(8bit) in the header = 0x0A If data length unit value = 1 : real data length = 10bits If data length unit value = 4 : real data length = 40bits If data length unit value = 8 : real data length = 80bits Data length unit value Test done with variable length header (new data format) The data length unit value shoud be bigger or equal to 4. We should forbid smaller than 4. 17/10/2013

UT AMC40 firmware 10Guillaume Vouters17/10/2013 Decoding BCID Alignment 72 for UT 24 for others MEP building Data Processing

4. e-links number 11Guillaume Vouters17/10/ e-links ? e-links

4. Compilation 12Guillaume Vouters Summary Compilation Because of the data format we have, the resources taken by the decoding block and the BCID alignment will be substantial The 2 options are : - Buy a bigger FPGA - Reduce the firmware as much as possible Buy a bigger FPGA  More expensive  Very complicated to power ! The current one on the AMC40 is already tricky to power. See Jean Pierre Cachemiche’s talk at TWEPP Reduce the firmware as much as possible  There are some ways to try to reduce the current resources (but nothing magical ! Do not expect a drastically reduction of the resources)  At some point maybe we will need to take some decision such as having a less complicated header or using only the 80 bits GBT frame for example… 17/10/2013

importa 4. Compilation 13Guillaume Vouters X axis : Nb of channels of 8 bits + Number of bits for the BCID + rest of the header (info + data length) Federico Alessio’s compilation graphs of FE data generator Y axis : LC combinational Last point very important for FE sub detectors: What we are experienced with the decoding, FE may experience the same problems also for the encoding. FE data format decisions have impacts on decoding/encoding and resources. More information tomorrow in Federico’s talk at the LHCb upgrade electronics meeting : This is for 1 FPGA or 1 ASIC dealing with 1 GBT 17/10/2013