Sima Dezső Introduction to multicores 2015. October Version 1.0.

Slides:



Advertisements
Similar presentations
Lecture 6: Multicore Systems
Advertisements

Multi-core systems System Architecture COMP25212 Daniel Goodman Advanced Processor Technologies Group.
Parallel computer architecture classification
Pentium microprocessors CAS 133 – Basic Computer Skills/MS Office CIS 120 – Computer Concepts I Russ Erdman.
GPGPU Introduction Alan Gray EPCC The University of Edinburgh.
Dezső Sima Evolution of Intel’s transistor technology 45 nm – 14 nm October 2014 Vers. 1.0.
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 4: Computer Performance.
Intel® 64-bit Platforms Platform Features. Agenda Introduction and Positioning of Intel® 64-bit Platforms Intel® 64-Bit Xeon™ Platforms Intel® Itanium®
Intel® Processor Architecture: Multi-core Overview Intel® Software College.
COMPUTER ARCHITECTURE
Microarchitecture of Superscalars (4) Decoding Dezső Sima Fall 2007 (Ver. 2.0)  Dezső Sima, 2007.
Computer performance.
Lecture 1 Microprocessors and Computer Systems. 2 What is a microprocessor? It’s a semiconductor IC Provides the pseudointelligence of a system Performing.
GPU Programming with CUDA – Accelerated Architectures Mike Griffiths
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
Semiconductor Memory 1970 Fairchild Size of a single core –i.e. 1 bit of magnetic core storage Holds 256 bits Non-destructive read Much faster than core.
CuMAPz: A Tool to Analyze Memory Access Patterns in CUDA
1 Homework Reading –None (Finish all previous reading assignments) Machine Projects –Continue with MP5 Labs –Finish lab reports by deadline posted in lab.
Lynn Choi School of Electrical Engineering Microprocessor Microarchitecture The Past, Present, and Future of CPU Architecture.
Led the WWII research group that broke the code for the Enigma machine proposed a simple abstract universal machine model for defining computability devised.
Multiprocessing. Going Multi-core Helps Energy Efficiency William Holt, HOT Chips 2005 Adapted from UC Berkeley "The Beauty and Joy of Computing"
VTU – IISc Workshop Compiler, Architecture and HPC Research in Heterogeneous Multi-Core Era R. Govindarajan CSA & SERC, IISc
Egle Cebelyte. Random Access Memory is simply the storage area where all software is loaded and works from; also called working memory storage.
Comparing Intel’s Core with AMD's K8 Microarchitecture IS 3313 December 14 th.
Dezső Sima Evolution of Intel’s Basic Microarchitectures - 2 November 2012 Vers. 3.2.
1 Latest Generations of Multi Core Processors
Evolution of Microprocessors Microprocessor A microprocessor incorporates most of all the functions of a computer’s central processing unit on a single.
Dezső Sima Fall 2007 (Ver. 2.1)  Dezső Sima, 2007 Multicore Processors (2)
transistor technology
1 CS : Technology Trends Ion Stoica and Ali Ghodsi ( August 31, 2015.
Shashwat Shriparv InfinitySoft.
1)Leverage raw computational power of GPU  Magnitude performance gains possible.
Heterogeneous and Reconfigurable Computing Group Objective: develop technologies to improve computer performance 1 Processor Generation Max. Clock Speed.
Sima Dezső Manycore processors October Version 6.2.
Computer Architecture Introduction Lynn Choi Korea University.
Multicore – The future of Computing Chief Engineer Terje Mathisen.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 3 Computer Evolution.
Multi-core, Mega-nonsense. Will multicore cure cancer? Given that multicore is a reality –…and we have quickly jumped from one core to 2 to 4 to 8 –It.
Moore’s Law Electronics 19 April Moore’s Original Data Gordon Moore Electronics 19 April 1965.
The Technology Catalyst Performance: Computational capability – Improve application performance by as much as 10X, Increase density and lowering cost.
Sima Dezső Manycore processors October Version 6.1.
Hardware Architecture
Introduction to multicores
William Stallings Computer Organization and Architecture 6th Edition
Manycore processors Sima Dezső October Version 6.2.
Lynn Choi School of Electrical Engineering
Modern supercomputers, Georgian supercomputer project and usage areas
transistor technology
Visit for more Learning Resources
RAM, CPUs, & BUSES Egle Cebelyte.
Lynn Choi School of Electrical Engineering
Architecture & Organization 1
Evolution of Intel’s Basic Microarchitectures - 2
CS : Technology Trends August 31, 2015 Ion Stoica and Ali Ghodsi (
III. Multicore Processors (2)
Architecture & Organization 1
BIC 10503: COMPUTER ARCHITECTURE
transistor technology
Coe818 Advanced Computer Architecture
Többmagos Processzorok (2)
A new era in processor evolution
Computer Evolution and Performance
Microarchitecture of Superscalars (4) Decoding
Heterogeneous and Reconfigurable Computing Lab
Many-Core Graph Workload Analysis
Exascale Programming Models in an Era of Big Computation and Big Data
Multicore and GPU Programming
Intel CPU for Desktop PC: Past, Present, Future
Charlie Brej APT Group University of Manchester
Presentation transcript:

Sima Dezső Introduction to multicores October Version 1.0

Introduction to multicores 1. The necessity for emerging multicore processors 2. Classification of multicore processors 3. References

1. The necessity of emerging multicore processors

Scaling: ~ 0.7/2 years 1. The necessity of emerging multicore processors (1) 1. The necessity of emerging multicore processors The evolution of Intel’s IC manufacturing between 1995 and [1]

Superscalar Branch prediction Speculative loads... Increasing the size or the associativity of L2/L3...) 1. Gen.2. Gen Pipeline Utilization of the surplus transistors (~2x/2 years)? About 2005 the microarchitecture of the processors achieved already a high efficiency while utilizing hundred millions transistors per die. Further hundred millions of transistors per die would result only in a marginal (a few %) performance increase. Utilization of the surplus transistors in the processor For increasing the processing width For increasing IPC (i.e. efficiency of the processor) For larger caches 1. The necessity of emerging multicore processors (3)

The evolution of IBM’s major RISC lines 1. The necessity of emerging multicore processors (6)

Spreading of multicores in Intel’s processor categories [2] 1. The necessity of emerging multicore processors (7)

Gordon Moore’s projection for raising transistor counts/die from 1965 [3] His projection is doubling transistor counts about every year Moore’s rule 1. The necessity of emerging multicore processors (8)

Moore’s revised projection from 1975 says doubling transistor counts/die in about every two years, beginning in Gordon Moore’s revised projection for raising transistor counts/die from 1975 [3] 1. The necessity of emerging multicore processors (9) ≈ 2x/year ≈ 2x/2 year

Moore’s revised revised projection for the no. of transistors/die from 2003 [3] Actual data show in fact doubling transistor counts/die in every two years, beginning already from The necessity of emerging multicore processors (10) ≈ 2x/year ≈ 2x/2 year

The last two technology transitions have signaled that our cadence today is closer to 2.5 years than two“ [8]. On Intel’s Q earnings conference call, on July , Krzanich: in the second half of 2017, we expect to launch our first 10-nanometer product, code named Cannonlake. Slowing down the cadence of Intel’s technology transitions [4] nm 130 nm 90 nm 65 nm 45 nm 32 nm 22 nm 14 nm 10 nm Pentium 4 Northwood Pentium 4 Prescott Pentium 4 Cedar Mill Penryn Westmere Ivy Bridge Broadwell Pentium 4 Willamette Cannonlake 01/02 02/04 11/07 01/10 04/12 09/14 11/00 2H/17 01/06 nm 1. The necessity of emerging multicore processors (11)

2. Classification of multicore processors

Desktops Heterogeneous processors Homogeneous processors Multicore processors Manycore processors Servers with n ≈> 16 cores Traditional MC processors 2 ≤ n ≈≤ 16 cores General purpose computing Experimental/prototype/ production systems Mobiles 2. Classification of multicore processors 2. Classification of multicore processors (1)

Example manicore processor: Intel’s Knights Landing processor [5] Up to 72 Silvermont (Atom) cores 4 threads/core bit vector units 2D mesh architecture 6 channels DDR4-2400, up to 384 GB, 8/16 GB high bandwidth on-package MCDRAM memory, >500 GB/s 36 lanes PCIe W TDP The Knights Landing line (6)

Use of High Bandwidth (HBW) In-Package memory in the Knights Landing [6] The Knights Landing line (9)

Implementation of Knights Landing [7] The Knights Landing line (10)

2. Classification of multicore processors (3) Add-on processors big.LITTLE processors Master/slave processors Heterogeious processors MPC MM/HPC systems, have been produced Have two clusters of CPU cores: a cluster of big cores and a cluster of LITTLE cores Mobiles Have a master core and a set of slave CPU cores The mster core organizes the work of the slave cores HPC, mobiles production stage CPU 0 CPU 1 CPU 2 CPU 3 Cluster of LITTLE cores Cluster of big cores CPU 0 CPU 1 CPU 2 CPU 3 CPU cores GPU Acc. Classification of heterogeneous processors Have a number of CPU cores and a number of accelerators (like the GPU). The accelerators support the work of the CPU cores.