AZ 9260 Characterization By: Timothy Kowalchik and Keeton Hodgson.

Slides:



Advertisements
Similar presentations
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Advertisements

REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
Section 3: Etching Jaeger Chapter 2 Reader.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Effect of working pressure and gas flow rate on RF discharge Discharge gas: Argon; Forwarded RF power: 750 W; Substrate biased voltage: -200 V.
SPRAY COATER REPORT Pierre Ponce 4/15/2010. Operation The AccuMist nozzle is NOT centered when the head is at the 0 angle position – Tested using Center.
FACTORS AFFECTING THE SEALING EFFICIENCY OF LOW-k DIELECTRIC SURFACE PORES USING SUCCESSIVE He AND Ar/NH 3 PLASMA TREATMENTS Juline Shoeb a) and Mark J.
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
Aspect Ratio Dependent Twisting and Mask Effects During Plasma Etching of SiO2 in Fluorocarbon Gas Mixture* Mingmei Wang1 and Mark J. Kushner2 1Iowa State.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] E.Yablonovitch, “Inhibited spontaneous emission.
Top Down Method Etch Processes
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
Plasma Etch and the MATEC Plasma Etcher Simulation
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
UGIM 2014 Highlights Significant international participation – Mexico, Canada, Denmark, Australia, India, UK. - Large contingent from Australian National.
Comparison of various TSV technology
Top Down Manufacturing
NNfC Thin Films Update July DRIE – Chuck changed from 6 inch to 4 inch. Standard etch recipes tuned except for 15.0 um/min recipe needs to be tuned.
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
Top Down Method Etch Processes
16th April 2008R. Bates Glasgow University Experience with an industrial vendor in the manufacture of 3D detectors R. Bates, C. Fleta, D. Pennicard, C.
Budapest University of Technology and Economics Department of Electron Devices Solution of the 1 st mid-term test 20 October 2009.
Pran Mukherjee, Thomas H. Zurbuchen, L. Jay Guo, and Fred A. Herrero
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
IC Fabrication/Process
Precipitation Type: __________________ Amount: ________________ Name_________________ Date__________ Temperature High: __________________ Low: ________________.
VCSEL Fabrication Processing
Consequences of Implanting and Surface Mixing During Si and SiO 2 Plasma Etching* Mingmei Wang 1 and Mark J. Kushner 2 1 Iowa State University, Ames, IA.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
NanoImprinting lithography
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
PERCENT YIELD. Percent Yield Percent yield is the ratio of actual yield of an experiment to theoretical yield. To find percent yield, you divide the actual.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Trieste, 8-10 November 1999 CMOS technology1 Design rules The limitations of the patterning process give rise to a set of mask design guidelines called.
Date of download: 5/30/2016 Copyright © 2016 SPIE. All rights reserved. SEM images of TiO 2 /SiO 2, after etching in ICP-RIE for 15 min with (a) Al mask.
Silicon Bulk Micromachined Hybrid Dimensional Artifact Characterization Meghan Shilling Sandia National Laboratories NCSLI 2009 July.
Chapter 5-1. Chemcal Etching.

Developing Etching Process for Nanostructures on InGaP and AlInP Using OX-35 Etcher Jieyang Jia, Li Zhao Mentors: Mary Tang, James McVittie EE412 Final.
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
MOSCAP Characterization of SNF ALD
Equipment and technological processes for manufacturing GaAs MMICs LITHOGRAPHY ONE TALK 3 1.
Example calculations for how to utilize Wenzel and Cassie-Baxter equations Connected to lecture 2 and exercise 3.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
Simplified process flow for bonding interface characterization
Etching Processes for Microsystems Fabrication
Temperature Sensors on Flexible Substrates
High Aspect Ratio Si Etching in STS2
Summary of Samples Photolithography Samples: EBL Samples:
SCUBA-2 Detector Technology Development
ICP-RIE equipment for any chemistry
Si DRIE APPLICATION In Corial 210IL.
Theoretical Yield.
Software description cosma pulse
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
DRIE APPLICATIONS In Corial 210IL.
Industry-leading uniformity for etching a variety of materials
SiC trench etch for MOSFET application
SiC processing In Corial 200 series.
Simple-to-use, manually-loaded batch RIE system
300 mm ICP-RIE equipment for high performances and low CoO
Pt-DSE Test Results Testing conducted by Kenneth Leedle
Nanocoating Plasma Systems, Inc.
Pt-dse NANO recipe 50 cycles
PlasmaTherm DSE Qual - Nano Recipe
SEM Pictures of Wafers Without Photoresist
Presentation transcript:

AZ 9260 Characterization By: Timothy Kowalchik and Keeton Hodgson

Recipe Details Cycles: 200 Chuck Temperature: 15°C Helium Back Pressure: 10 Torr Set Pressure: 0mTorr Actual Pressure: 17/14 SF6/C4F8 mTorr ICP Forward Power: 500 W RF Forward Power: 25/10 W SF6/C4F8 RF Bias: 97/55 SF6/C4F8 V Flow Rates: 80:80 SF6/C4F8 Etch:Deposition Time: 9:5, 10:5, 11:5, 12:5, 13:5, SF6:C4F8 Questions? Contact Tim Kowalchik at

9:5 and 10:5 Trenches Etch:Dep Time: 9:5 Si Etch Rate:0.79 um per cycle Pr Etch Rate: 4.65 nm per cycle Trench Etch Depth:158 um Trench Sidewall Angle: ° Date:1/18/2013 Etch:Dep Time: 10:5 Si Etch Rate: 0.79 um per cycle Pr Etch Rate: 7 nm per cycle Trench Etch Depth:158 um Trench Sidewall Angle: ° Date:1/24/2013

11:5 and 12:5 Trenches Etch:Dep Time: 11:5 Si Etch Rate: um per cycle Pr Etch Rate: 9 nm per cycle Trench Etch Depth:161 um Trench Sidewall Angle: ° Date:2/4/2013 Etch:Dep Time: 12:5 Si Etch Rate: 0.69 um per cycle Pr Etch Rate: 9 nm per cycle Trench Etch Depth:138 um* Trench Sidewall Angle: ° Date:2/1/2013

13:5 and 14:5 Trenches Etch:Dep Time: 13:5 Si Etch Rate: 0.8 um per cycle Pr Etch Rate: 12.5 nm per cycle Trench Etch Depth:160 um Trench Sidewall Angle: 91.11° Date:2/4/2013 Etch:Dep Time: 14:5 Si Etch Rate: 0.8 um per cycle Pr Etch Rate: 13 nm per cycle Trench Etch Depth:160 um Trench Sidewall Angle: ° Date:2/8/2013

9:5 and 10:5 Large Areas Etch:Dep Time: 9:5 Top to Grass: 122 um Sidewall Height: 158 um Etch:Dep Time:10:5 Top to Grass: um Sidewall Height: 158 um

11:5 and 12:5 Large Areas Etch:Dep Time:11:5 Top to Grass: um Sidewall Height: 172 um Etch:Dep Time: 12:5 Top to Grass: 58* um Sidewall Height:139 um

13:5 and 14:5 Large Areas Etch:Dep Time: 13:5 Top to Grass: um Sidewall Height:159 um Etch:Dep Time: 14:5 Top to Grass: um Sidewall Height:158 um

9:5 and 10:5 Top View

11:5 and 12:5 Top View

13:5 and 14:5 Top View

Trenches* Large Views

9:5

10:5

11:5

12:5

13:5

14:5

Pillars Recipe Details Cycles: 120 Chuck Temperature: 15°C Helium Back Pressure: 10 Torr Set Pressure: 0 mTorr Actual Pressure: 17/14 SF6/C4F8 mTorr ICP Forward Power: 500 W RF Forward Power: 25/10 W SF6/C4F8 RF Bias: 97/55 SF6/C4F8 V Flow Rates: 80:80 SF6:C4F8 Etch:Deposition Time: 9:5, 10:5, 11:5, 12:5 SF6:C4F8

9 to 5 Pillars 10 um features 20 um features

9 to 5 - Details Si Etch Rate:0.57 um per cycle Pr Etch Rate: 4.17 nm per cycle 10 um Pillar height:68 um Pillar Sidewall Angle: 2.61° Pillar Undercut Ratio: rise / 1 undercut um Black grass:Present on top of features None between pillars Date:4/23/ to 5 Yield Table Cycles: Etch Depth19 um34 um68 um 10 um Yield100% 98.2% 20 um Yield100%

10 to 5 Pillars 10 um features 20 um features

10 to 5 - Details Si Etch Rate:0.604 um per cycle Pr Etch Rate: 5.58 nm per cycle 10 um Pillar height:72 um Pillar Sidewall Angle: 2.918° Pillar Undercut Ratio: rise / 1 undercut um Black grass: Trace amounts on wafer edge Date:4/23/ to 5 Yield Table Cycles: Etch Depth18 um36 um72 um 10 um Yield100%98.7%84% 20 um Yield100%

11 to 5 Pillars 10 um features 20 um features

11 to 5 - Details Si Etch Rate:0.717 um per cycle Pr Etch Rate: 7.08 nm per cycle 10 um Pillar height:86 um Pillar Sidewall Angle: 2.743° Pillar Undercut Ratio: rise / 1 undercut um Black grass:None Date:4/23/ to 5 Yield Table Cycles: Etch Depth21.5 um43 um86 um 10 um Yield100%97%96.5% 20 um Yield100%

12 to 5 Pillars 10 um features 20 um features

12 to 5 - Details Si Etch Rate:0.73 um per cycle Pr Etch Rate: nm per cycle 10 um Pillar height:88 um Pillar Sidewall Angle: 3.797° Pillar Undercut Ratio: rise / 1 undercut um Black grass:None Date:4/23/ to 5 Yield Table Cycles: Etch Depth22 um44 um88 um 10 um Yield100%70%26.67% 20 um Yield100% 92%

Comparisons Etch:Dep Time Parameter 9:510:511:512:5 TrenchesPillarsTrenchesPillarsTrenchesPillarsTrenchesPillars Percent Wafer Area Etched 5%97%5%97%5%97%5%97% Black GrassPresent - Large Amounts Present on tops of features Present - Medium Amounts Trace amounts on edge of wafer Present - Small Amounts None Photoresist to Silicon Etch Ratio (PR : SI) : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um : 100 Photo : SIlicon Etch Rate in um Undercut Rise/run / 1 Rise/run um Overcut / 1 Rise/run um / 1 Rise/run um / 1 Rise/run um / 1 Rise/run um / 1 Rise/run um / 1 Rise/run um / 1 Rise/run um Large Area Etch Depths for 200 cycles* pillars are extrapolated data 158 um113,33 um158 um120 um172 um um139 um um Comparison : Trenches etch 1.394X as much as pillars (158/113.33) Comparison : Trenches etch 1.317X as much as pillars (158/120) Comparison : Trenches etch 1.2X as much as pillars (172/143.33) Comparison : Trenches etch 0.95X as much as pillars (139/146.76) Silicon Etch Rate Comparison 0.79 um / cycle0.57 um / cycle0.79 um / cycle0.604 um / cycle0.805 um / cycle0.717 um / cycle0.69 um / cycle0.73 um / cycle Comparison : Trenches etch 1.38X more per cycle than pillars Comparison : Trenches etch 1.308X more per cycle than pillars Comparison : Trenches etch 1.124X more per cycle than pillars Comparison : Trenches etch 0.945X more per cycle than pillars