Substitute beer and pizza?. Basic Silicon Solar Cell Schematic.

Slides:

Advertisements

Similar presentations

Solar Cells and Integration of Nanotechnology Organic/Inorganic solar cells Silicon solar cells are most common and efficient right now. Reflection of.

Advertisements

Polycrystalline Solar Panels

FABRICATION PROCESSES

I have seen this happen !. You have exceeded your storage allocation.

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.

Wally Dream Job.

Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.

Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.

Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.

There are no FREE lunches. Anti-reflective coating A anti-reflective coating is deposited on the top side to help transmit more of the incident sunlight.

Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.

Thin film deposition techniques II. Chemical Vapor deposition (CVD)

MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.

Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.

The Physical Structure (NMOS)

Process integration

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,

Device Fabrication Example

EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.

Surface micromachining

Applied Physics Department Seminar 791 Solar cells Fabrication By Enas Hamasha Supervisor Dr. Adnan Shariah.

Manufacturing Process

McGill Nanotools Microfabrication Processes

CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.

Fabrication of Active Matrix (STEM) Detectors

Be careful what you wish for. SiO2 backside protection A coating of SiO2 is deposited on the backside of the wafer to insolate it from the doping process.

ISAT 436 Micro-/Nanofabrication and Applications Photovoltaic Cells David J. Lawrence Spring 2004.

CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.

7 Novemeber 2014 Name 1 This report was submitted in compliance with the UNCC Code of Student Academic Integrity ( UNCC Catalog, p 276) AB OP.

Carrier Mobility and Velocity

Materials Conductive materials – valence band overlaps the conduction band Conductive materials – valence band overlaps the conduction band Non conductive.

I have seen this happen !. You have exceeded your storage allocation.

I.C. Technology Processing Course Trinity College Dublin.

Virtual NanoFab A Silicon NanoFabrication Trainer

Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.

Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.

Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.

NanoFab Trainer Nick Reeder June 28, 2012.

Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.

IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.

ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.

VCSEL Fabrication Processing

CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.

Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.

©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.

Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.

Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,

Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.

Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.

Solar Cells Fabrication: Surface Processing

Solid State Devices EE 3311 SMU

Basic Planar Processes

Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end

CMOS Fabrication CMOS transistors are fabricated on silicon wafer

Manufacturing Process I

Lecture 4 Fundamentals of Multiscale Fabrication

NanoFab Simulator Update

VLSI System Design LEC3.1 CMOS FABRICATION REVIEW

J. Shawn Addington David T. Wagner

Silicon Wafer cm (5’’- 8’’) mm

Substitute beer and pizza?

Solar Cell Fabrication Process Comparison

Manufacturing Process I

Substitute beer and pizza?

Wally Dream Job.

Manufacturing Process I

Elemental silicon is melted and grown into a single crystal ingot

CSE 87 Fall 2007 Chips and Chip Making

Presentation transcript:

Substitute beer and pizza?

Basic Silicon Solar Cell Schematic

The process begins with a silicon wafer, (100) orientation, PRIME grade, 1-20 ohm- cm resistivity

Using a spin on liquid phosphorus film as a dopant source, a n-region is diffused into the silicon wafer at 950C

A metal film is evaporated on the top surface and a photolithographic mask creates a conductive grid in the metal

A second metal film is deposited on the back for backside contact

Using PECVD (plasma enhanced chemical vapor deposition) a anti-relective coating of SiO2 is deposited on the top surface

Individual cells are diamond saw cut from the wafer

Electrical testing (I-V trace) of the cell is performed under a solar light simulator

Completed Solar Cell

Assignment Lecture 4 assignment from web site