General: # miniRODS # gains # samples # FIFO pairs EMEC data will contain (in whatever format …) things like: For each event: FIFO channel pattern miniROD.

Slides:

Advertisements

Similar presentations

Roma, P. Camarri DAQ & on-line monitoring at X5 (G. Aielli, P. Camarri) DAQ realization and performance for RPC tests at X5-GIF. Adds and changes.

Advertisements

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.

Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.

TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC

Detectors and HV Channels in combined TB. HEC front modules (1-4) 32 HV channels HEC front modules (5-8) 32 HV channels HEC rear modules (1-8) 32 HV.

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.

S 1 Summer Student Sessions 13 August 2008 Chew Soo Hoon University Of Malaya, Malaysia Jan Stark LPSC, Grenoble, France

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC.

TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.

DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.

Systems for Nuclear Physics Today 1.Number of Channels Approx. 1,000 2.Short & Reconfigurable Experimental Setups with variety of Detector Types 3.Human.

Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.

Gunther Haller SiD LOI Meeting March 2, LOI Content: Electronics and DAQ Gunther Haller Research Engineering Group.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

1 Online Calibration of Calorimeter Mrinmoy Bhattacharjee SUNY, Stony Brook Thanks to: D. Schamberger, L. Groer, U. Bassler, B. Olivier, M. Thioye Institutions:

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , A New Data Acquisition System based on Asynchronous Technique Yu. Bocharov, A. Gumenyuk,

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)

First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.

Performance of the AMT-3 Based TDC System at Belle S.Y.Suzuki, T.Higuchi, Y.Arai, K.Tauchi, M.Nakao, R.Itoh (KEK) H.Nakayama (University of Tokyo)

Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.

Installation and Commissioning of the ATLAS LAr Readout Electronics

28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.

The Main Injector Beam Position Monitor Front-End Software Luciano Piccoli, Stephen Foulkes, Margaret Votava and Charles Briegel Fermi National Accelerator.

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.

1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)

12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.

Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.

1 April 2009 NA62 DAQ meeting1 LKr calorimeter readout project H.Boterenbrood, A.Ceccucci, B.Hallgren, M.Piccini, H. Wendler.

Front-End Electronics for PHENIX Time Expansion Chamber W.C. Chang Academia Sinica, Taipei 11529,Taiwan A. Franz, J. Fried, J. Gannon, J. Harder, A. Kandasamy,

18 December 2007 ATF Damping Ring BPM System Upgrade Joe Frisch, Justin May, Doug McCormick, Janice Nelson, Tonee Smith, Mark Woodley (SLAC) Charlie Briegel,

26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.

1 UA9 telescope first ideas Rome – 12/3/2010 Mark Raymond –

1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.

ARCHITECTURE. PRR November x 32 PADs Up to 26 or 3 x 17 MANU BOARD. PATCH BUS Translator Board. FEE DETECTOR Up to 100 PATCH BUS per detector. MANU.

HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.

1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.

Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.

15-Aug-08DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver, Nathan Felt, Sarah Harder Long baseline neutrino.

BLM Meeting 10/18/2010 Drennan 1 Booster BLM Upgrade Specification Development September 2010 Craig Drennan.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Electronics Status New DCM daughter card works. –Three cards has been assembled. –One daughter card has been send to Jamie yesterday by FedEx overnight.

1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 4 Report Tuesday 22 nd July 2008 Jack Hickish.

DAQ ACQUISITION FOR THE dE/dX DETECTOR

Electronics for Range System Prototype Tests

CALICE Readout Board Front End FPGA

DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &

Front-end Electronic for a neutrino telescope : a new ASIC SCOTT

Readout System of the CMS Pixel Detector

Data Aquisition System

Iwaki System Readout Board User’s Guide

PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)

A Readout Electronics System for GEM Detectors

CMS EMU TRIGGER ELECTRONICS

USB Project (6th August)

Online DAQ Code Tutorial

VELO readout On detector electronics Off detector electronics to DAQ

Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007

sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers

Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)

2007 TWEPP – Prague – September 3-7, 2007

USB Project (22nd August)

Presentation transcript:

General: # miniRODS # gains # samples # FIFO pairs EMEC data will contain (in whatever format …) things like: For each event: FIFO channel pattern miniROD crate number minROD board number Capacitor number ADC number For each sample: 8*#gain words

EMEC readout cells (from ATL-AL-ES-0004)

DAQ EMEC FEC (9 FEBs) amplify, shape, store in SCA (7)miniRODs with 16 FIFOs each RIO 8062 Up to 4 “Layers” : PS, Front, Middle, Back 128 channels/ FEboard (FEB, TTB, Cal) 2 gains (sets of samples) / channel: med, high (ATLAS - 3gains: 1 : 9.2 : 92) 5 samples/channle digitized on FEB via SPAC bus Each miniROD: 16 FIFOs Each FIFO: 8 channels Reads and stores data At the end of burst,: all events are stored in miniRODs and emptied by RIO processor. (RIO is used for multiple miniROD readout) MRA (miniRODAcquisition) is controlled by DAQ via control flags in RIO internal memory + accessed via VIC modules.

…… FIFOs (0-7,8-15) 8 channles each (0-7) FEB 1 st in2 nd in 1 st out 7 7 F0 F1 F6 F7 ( ??? )