1 IA32 Size Optimisation ToDo x86 design Size contra speed Why? How? Security aspects.

Slides:



Advertisements
Similar presentations
Instruction Level Parallelism and Superscalar Processors
Advertisements

Applications of HGP Genetic testing Forensics. Testing for a pathogenic mutation in a certain gene in an individual that indicate a persons risk of developing.
Instructor: Tor Aamodt
Machine Instructions Operations
Machine Instructions Operations 1 ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson Slides4-1.ppt Modification date: March 18, 2015.
Microprocessors AMD Hammer AMD’s High Stakes RISC Entry May 2 nd, 2002.
A) 80 b) 53 c) 13 d) x 2 = : 10 = 3, x 3 = 309.
Chapter 6 สถาปัตยกรรมไมโครโพรเซสเซอร์แบบต่างๆ Processor Architectures
Pentium 4 and IA-32 ISA ELEC 5200/6200 Computer Architecture and Design, Fall 2006 Lectured by Dr. V. Agrawal Lectured by Dr. V. Agrawal Kyungseok Kim.
V IRTUALIZATION A TTACKS Undetectable Bluepill. V IRTUALIZATION AND ITS A TTACKS What is Virtualization? What makes it possible? How does it affect security?
5.2 Mathematical Power, Convenience, and Cost The set of operations represents a tradeoff among the cost of the hardware, the convenience for a programmer,
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.
CS 300 – Lecture 2 Intro to Computer Architecture / Assembly Language History.
Processor Architecture Kieran Mathieson. Outline Memory CPU Structure Design a CPU Programming Design Issues.
From Essentials of Computer Architecture by Douglas E. Comer. ISBN © 2005 Pearson Education, Inc. All rights reserved. 7.2 A Central Processor.
Processors Menu  INTEL Core™ i Processor INTEL Core™ i Processor  INTEL Core i Processor INTEL Core i Processor  AMD A K.
Cisc Complex Instruction Set Computing By Christopher Wong 1.
Processor Organization and Architecture
RISC and CISC. Dec. 2008/Dec. and RISC versus CISC The world of microprocessors and CPUs can be divided into two parts:
RISC vs. CISC By Chiam D Cook Cs 147 spring 08. CISC Complex Instruction Set Computer –Large number of complex instructions –Low level –Facilitate the.
Computer Architecture CST 250 INTEL PENTIUM PROCESSOR Prepared by:Omar Hirzallah.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
CPUs Used in Personal Computers Powered by DeSiaMore1.
Natawut NupairojAssembly Language1 Introduction to Assembly Programming.
Basics and Architectures
X86 Assembly Language Same Assembly Language for 8086,80286,80386,80486,Pentium I II and III Newer Processors add a few instructions but include all instructions.
Raster-scan system In addition to the central processing unit a special purpose processor called the video controller or display controller is used to.
Previously Fetch execute cycle Pipelining and others forms of parallelism Basic architecture This week we going to consider further some of the principles.
Company LOGO High Performance Processors Miguel J. González Blanco Miguel A. Padilla Puig Felix Rivera Rivas.
Pre-Pentium Intel Processors /
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
Computer Architectures Jung H Kim Dept of Systems Engineering.
What have mr aldred’s dirty clothes got to do with the cpu
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
Ramesh.B ELEC 6200 Computer Architecture & Design Fall /29/20081Computer Architecture & Design.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
PC hardware and x86 programming Lec 2 Jinyang Li.
Differences in ISA Instruction length
MICROOCESSORS AND MICROCONTROLLER:
CISC and RISC 12/25/ What is CISC? acronym for Complex Instruction Set Computer Chips that are easy to program and which make efficient use of memory.
EECS 322 March 18, 2000 RISC - Reduced Instruction Set Computer Reduced Instruction Set Computer  By reducing the number of instructions that a processor.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.
Addressing modes, memory architecture, interrupt and exception handling, and external I/O. An ISA includes a specification of the set of opcodes (machine.
A LECTURE NOTE. Introduction to Programming languages.
Chapter Overview General Concepts IA-32 Processor Architecture
Topics to be covered Instruction Execution Characteristics
The CPU, RISC and CISC Component 1.
Lesson 8 CPUs Used in Personal Computers.
Visit for more Learning Resources
3.3.3 Computer architectures
X64.
An example of multiplying two numbers A = A * B;
CISC (Complex Instruction Set Computer)
Chapter 1 Fundamentals of Computer Design
عمارة الحاسب.
Instruction Level Parallelism and Superscalar Processors
Superscalar Pipelines Part 2
Some Real Machines Intel® M80C186 CHMOS High Integration 16-bit Microprocessor Intel® Itanium™ 64-bit Microprocessor (IA-64)
5.6 Real-World Examples of ISAs
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
Lesson 8 CPUs Used in Personal Computers.
OCR Computer Science Getting Ready for Year 12 Name:
Course Code 114 Introduction to Computer Science
Presentation transcript:

1 IA32 Size Optimisation ToDo x86 design Size contra speed Why? How? Security aspects

2 x86 Design The x86 processor architecture was developed by Intel in the 1970’s –First appeared in the 8086 processor in 1978 Uses a CISC design –Has very few registers, compared to RISC processors, which exist with up to 32 general purpose registers –From around mid-1990, the core of the Intel processors use an RISC architecture, but still uses its x86 CISC command set which is translated

3 Size Contra Speed N/A

4 Why? Primary reason; to get smaller binaries!

5 How?

6 Security Aspects Smaller footprint lessen the risk of detection Polymorphism Known limits