David Cussans, 18 th October 2006 Status of the JRA1 Trigger Logic Unit (TLU)

Slides:



Advertisements
Similar presentations
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
Advertisements

Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
Using the EUDET pixel telescope for resolution studies on silicon strip sensors with fine pitch Thomas Bergauer for the SiLC R&D collaboration 21. May.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Introduction/Overview AFE-IIt firmware development VLSB firmware development Hardware progress.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.
LP TPC DAQ Ulf Mjörnmark Lund University Present understanding and plan.
MICE Tracker Readout Increased Data Readout Rate VLSB Development 16 AFE II t boards 8 Visible Light Photon Counter (VLPC) cassettes 4 cryostats.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
Clock module (and other hardware) - questions rather than answers - post Palaiseau / pre DESY nach dem meeting ist vor dem meeting Uli Schäfer 1.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
Tobias Haas DESY 7 November 2006 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET Pixel Telescope Pixel Telescope.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Status of Detector Prototype (for Hawaii meeting at Big Island) August 24, 2002 Yee Bob Hsiung For Koji Ueno, Yuri Velikzhanin Yanan Guo and Eddie Huang.
Taikan Suehara, CALICE DAQ TF, 7 Apr page 1 CALICE DAQ TF meeting Taikan Suehara (Kyushu University, Japan)
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
Mainz hardware activities - clock module for TB spring R.Degele, P.Kiese,U.Schäfer, A.Welker Mainz Uli Schäfer 1.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE The pixel telescope DAQ Daniel Haas/Emlyn Corrin DPNC Genève EUDET Annual Meeting 2008 NIKHEF, Amsterdam.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
26 Jan 2010Paul Dauncey1 DESY beam test preparations Paul Dauncey.
DESY test beam (DAQ integration, measurement plans, analysis) Mathieu Benoit.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
Timing Distribution System (TDS) 9 April, 2010 Greg Deuerling Rick Kwarciany Neal Wilcer.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Front-end readout study for SuperKEKB IGARASHI Youichi.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013David Cussans, AIDA WP9.3, DESY1.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 DAQ Status Daniel Haas DPNC Genève Status DAQ board INFN Strasbourg DAQ boards TLU Bristol Software.
Online Reconstruction 1M.Ellis - CM th October 2008.
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
Accessing PBeast and monitoring the L1 trigger Emily Thompson.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
David Cussans, 18 th October 2006 JRA1 Beam Telescope DAQ and Trigger.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
Kevin Nash MaPSA-Light test system 1. The System 2.
ESS Timing System Prototype 2012 Miha Reščič, ICS
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE FACULTÉ DES SCIENCES UNIVERSITÉ DE GENÈVE EUDET JRA1 Meeting Munich October 2006 DAQ Status Emlyn Corrin.
JRA1 – JRA2 Interface Tobias Haas DESY 4 January 2006.
TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
AIDA (mini) Trigger/Timing Logic Unit (mini TLU) Introduction Status Plans Summary 21/11/2013David Cussans, AIDA WP9.3, DESY1.
Straw readout status Run 2016 Cover FW SRB FW.
Work on Muon System TDR - in progress Word -> Latex ?
Digital readout architecture for Velopix
AHCAL Beam Interface (BIF)
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Status of the Beam Phase and Intensity Monitor for LHCb
Plans for TLU v0.2.
Testbeam Timing Issues.
SEABAS/EUTelescope Integration Idea
AIDA (mini) Trigger/Timing Logic Unit (mini TLU)
FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

David Cussans, 18 th October 2006 Status of the JRA1 Trigger Logic Unit (TLU)

David Cussans, 18 th October 2006 Outline Introduction Firmware Tests of Firmware/Hardware Hardware Status Future

David Cussans, 18 th October 2006 Introduction The TLU ( Trigger Logic Unit ) is the small piece of hardware “glue” that links the beam trigger, DUT and DAQ. Design aim is to place as few burdens as possible on DUT.

David Cussans, 18 th October 2006 Firmware – Basic Functionality Firmware for basic functionality complete and tested Accepts PM trigger and distributes to active devices under test. Inhibits further triggers until DUT busy lowered Stores time of each trigger (48MHz counter) Can readout TLU status (trigger counter, internal timer, status of veto etc.)

David Cussans, 18 th October 2006 Firmware – Trigger Number Firmware to distribute trigger number written (but not tested) Scheme follows suggestion by Claus Gilles Data clocked out by DUT Will be implemented by beam-telescope (where the data has to be reliable) Optional for DUT (after all, it is their data )

David Cussans, 18 th October 2006 Firmware – TLU/DUT Handshake Two modes: Simple ( Trigger/Busy ) Trigger-data (Trigger/Busy/Trigger-clock)

David Cussans, 18 th October 2006 Tests of TLU One unit taken to University of Geneva. Trigger pulses fed into discriminator inputs, trigger outputs monitored. Time-stamp capture verified. TLU/DUT “simple handshake” verified.... after we had shaken out the bugs it worked.

David Cussans, 18 th October 2006 Hardware Status Two units built and functioning. ( Bristol, Geneva) Three additional units complete and tested except for front panel and discriminator units. Existing TLUs use a discriminator unit from Strasburg. Only two available. Hans Kruger (Bonn) has taken on design and production of discriminators for new TLUs. Available mid/end November Simplified and better tuned to TLU.

David Cussans, 18 th October 2006 Future Existing TLU will fulfil requirements of demonstrator in '07. Keep existing interface the same, but on a second RJ45 to each DUT provide: Master clock (for use with timestamp and for trigger information) Faster trigger information (clocked by TLU into FIFO on DUT). Lower dead-time, more information. “spill-on” flag. (Can be implemented in firmware – no h/ware change). Decrease timestamp granularity from 20ns to 5ns

David Cussans, 18 th October 2006 Future TLU will probably evolve... into a “Tagging Logic Unit” storing lists of triggers in each “spill” for operation in “trigger- less” mode. Try to “sell” the idea of a TLU to other groups of EUDET to make it easer to interface with them?