DPACC Metadata 2016/2/25. Motivation Openstack needs to define a general metadata for acceleration resources Acc-agent interface s-API Agent-VIM interface.

Slides:



Advertisements
Similar presentations
Device Drivers. Linux Device Drivers Linux supports three types of hardware device: character, block and network –character devices: R/W without buffering.
Advertisements

Submission doc.: IEEE Comment #1 from WG Comment: In Section 5.2.b two examples of spectrum resource measurements are given: PER and.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
1 IPv6. 2 Problem: 32-bit address space will be completely allocated by Solution: Design a new IP with a larger address space, called the IP version.
EECS 470 Virtual Memory Lecture 15. Why Use Virtual Memory? Decouples size of physical memory from programmer visible virtual memory Provides a convenient.
CCNA2 MODULE 5.
Nested Transactional Memory: Model and Preliminary Architecture Sketches J. Eliot B. Moss Antony L. Hosking.
Zhipeng (Howard) Huang
Keith Wiles DPACC vNF Overview and Proposed methods Keith Wiles – v0.5.
Oct 21, 2004CS573: Network Protocols and Standards1 IP: Addressing, ARP, Routing Network Protocols and Standards Autumn
1 USB 2.0 Specification  General Description  What is OTG (On the Go)  From where we could begin the work  What would be valid to do?
1.1 CAS CS 460/660 Introduction to Database Systems File Organization Slides from UC Berkeley.
1 Process Description and Control Chapter 3 = Why process? = What is a process? = How to represent processes? = How to control processes?
Connecting Devices and Multi-Homed Machines. Layer 1 (Physical) Devices Repeater: Extends distances by repeating a signal Extends distances by repeating.
MAC Address The Media Access Control (MAC) address is just as important as the IP address. The MAC address is a unique value associated with the network.
Mahesh Wagh Intel Corporation Member, PCIe Protocol Workgroup.
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
05 October 2015 Peter Mendham The SpaceWire-PnP Protocol: Status and Relationship with SOIS.
10/13/2015© 2008 Raymond P. Jefferis IIILect 07 1 Internet Protocol.
CS4550 Computer Networks II IP : internet protocol, part 2 : packet formats, routing, routing tables, ICMP read feit chapter 6.
Sem 3 V1 Chapter 7 Novell IPX. So far we have studied the TCP/IP protocol in depth. Another common protocol that is implemented in the networking industry.
NetCP - NWAL API Flow. NetCP (HW,SW) Overview NWAL Feature Overview Data path offload Control configuration –Blocking / Non Blocking support –L2: MAC.
Doc.: IEEE /1378r0 Submission November 2008 Darwin Engwer, Nortel NetworksSlide 1 Improving Multicast Reliability Date: Authors:
Packet Format Issues #227: Need Shim Header to indicate Crypto Property of packet Do we need to add pre-amble header to indicate if data is encrypted or.
IETF 57 PANA WG PANA Discussion and Open Issues (draft-ietf-pana-pana-01.txt) Dan Forsberg, Yoshihiro Ohba, Basavaraj Patil, Hannes Tschofenig, Alper Yegin.
DPACC Management Aspects
CS470 Computer Networking Protocols
Doc.:IEEE /0476r1 Submission Apr Santosh Pandey, Cisco SystemsSlide 1 Management Frame Policy Definition Authors: Date:
1 Process Description and Control Chapter 3. 2 Process A program in execution An instance of a program running on a computer The entity that can be assigned.
Figure A: From Openstack Nomad. Figure B: From Gap on OpenStack ① ① ④ ④.
DPACC Metadata Update Discussion Lingli Deng 2016/05/05.
1 Chapter 2: Operating-System Structures Services Interface provided to users & programmers –System calls (programmer access) –User level access to system.
DPACC Metadata Revised 2016/4/6. Table of Contents Motivation Information Elements Data representation Convergence discussion for IFA004.
Chapter 8: Memory Management. 8.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 8: Memory Management Background Swapping Contiguous.
DPACC Metadata Revised 2016/3/21. Table of Contents Motivation Information Elements Data representation Convergence discussion for IFA004.
400 Gb/s Programmable Packet Parsing on a Single FPGA Author: Michael Attig 、 Gordon Brebner Publisher: ANCS 2011 Presenter: Chun-Sheng Hsueh Date: 2013/03/27.
Chen Wei China Mobile Acceleration descriptors requirements discussion based on China Mobile Smallcell GW Chen Wei China Mobile.
Translation Lookaside Buffer
Semester 3, Chapter 7 Allan Johnson
IP: Addressing, ARP, Routing
CMSC 611: Advanced Computer Architecture
Muen Policy & Toolchain
Chapter 19: Real-Time Systems
Open issues with PANA Protocol
PANA Discussion and Open Issues (draft-ietf-pana-pana-01.txt)
SubAnywhere: Setup and Configuration
Ch 13 WAN Technologies and Routing
Operating Systems (CS 340 D)
IRQ, DMA and I/O Ports - Introduction -
Nov, 2015 Howard Huang, Huawei Julien Zhang, ZTE
Operating Systems (CS 340 D)
SOP, PQI and NVMe Relationship in Host Driver Stack
DPACC Management Aspects
Introduction to Database Systems
FILS Reduced Neighbor Report
Element for Legacy Indication
Reprogrammable packet processing pipeline
Windows Virtual PC / Hyper-V
Developing a Data Model
Chapter 19: Real-Time Systems
March 2013 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: Comment Resolution Suggestions Date Submitted:
Update Summary of DPACC docs
Cloud Management & OVF Update to ITU-T SG13
Latest Update on Gap Analysis of Openstack for DPACC
DPACC API Guidelines 2019/10/12.
Latest Update on Gap Analysis of Openstack for DPACC
Update Summary of DPACC docs
Latest Update DPACC Use-cases
Latest Update DPACC Use-cases
Figure 3-2 VIM-NFVI acceleration management architecture
Presentation transcript:

DPACC Metadata 2016/2/25

Motivation Openstack needs to define a general metadata for acceleration resources Acc-agent interface s-API Agent-VIM interface nfvi-vim VIM-MANO interface vim-mano

Information Model Discussion dev_idDevice IDMandatory a unique device ID for each physical accelerator (either implemented via HW or SW) macMAC addressOptional MAC address for some of the HW accelerators, e.g. iNIC numa_nodeNUMA FlagMandatory Whether the accelerator is NUMA attaching CPU, default to False. device_typeHW/SW typeMandatory The type of HW/SW device of the accelerator (either physical device or virtual function). Typical types include: GPU, FPGA, SW, ASIC, DSP etc. SoC: a collection of accelerators each with device_id, type, etc. acc_funcFunctionalityMandatory The acceleration functionality the accelerator offers. Typical functionalities include: CRYPTO, IPSec, PDCP, FFT, etc. acc_capabili ty Capability Capacity? Mandatory The acceleration capability of the given acceleration functionality. E.g. in case of crypto, the algorithms supported, the expected performance metrics, etc. queue_numQueue numberOptional Number of concurrent queues/channels supported by the accelerator (either physical or virtual). queue_type Queue Type Name is confusing Optional The acceleration functionality of a loaded queue on a programmable accelerator or multi-purpose accelerator. address Accessible Address for HW accelerator Mandatory Bus address for bus attached accelerators, or assigned system address for integrated accelerator or virtual address for a virtual function. Bar address for PCI device (via IO configuration). pf_addressPhysical AddressOptional Physical address of a HW accelerator that supports virtualization (i.e. the physical accelerator can be sliced into a number of virtual functions, which appear to be an independent physical device to its assignees), otherwise the same with Accessible Address. (combined with address, optional) vendor_idVendor IDMandatory Globally unique vendor ID, assigned by XXX, retrieved from the HW device driver. Default to 0 for SW acc. ?For non-PCI device product_idProduct IDMandatory Internally unique product ID, assigned by the vendor, retrieved from the HW device driver. Default to 0 for SW acc.

Data Model Discussion dev_idString “pci_”+ PFA for pci device,.e.g. pci_0000_05_00_1 What about other types of device? mac StringThe Hexadecimal (in hexadecimal) Representation of LAN MAC addresses have been defined in ISO/IEC E.g., 52:54:00:BA:E2:90 numa_nodeBooleanTrue(1) or False(0) device_typeEnumerationGPU, FPGA, SW, ASIC, DSP acc_func Enumeration CRYPTO, IPSec, PDCP, FFT EMPTY - special value for non-initialized multi-purpose or re-programmable accelerators acc_capability Structure (use json) algorithm": {"type":"aes", "pps":1024,"bps":10},"algorithm": {"type":"3DES", "pps":10240,"bps":10 }] queue_numINTEGER queue_typeEnumerationSame as acc_func addressString Unique PFA (PCI Function Address), bus number ’:’ device number ’:’ function number. E.g. 0000:05:00.1 What about other types of device? pf_addressStringSame as address vendor_idString “pci_” + PCI vendor_id (32-bit Hexadecimal (in hexadecimal) Representation) as defined in ) What about other types of device? product_idString“pci_” + PCI vendor_id (32-bit Hexadecimal (in hexadecimal) Representation) as defined in ) What about other types of device?

backup Initial discussion table and comments taken from gap analysis of openstack for dpacc ms/edit

Initial discussion table & comments so far dev_idVARCHAR(24)pci_0000_05_00_1 macVARCHAR(32)0 ,: 52:54:00:BA:E2:90 numa_nodeVARCHAR(1)0 or 1 device_typeVARCHAR(12)Nomad_GPU, Nomad_FPGA acc_typeVARCHAR(8) EMPTY 、 CRYPTO 、 VTC 、 DC acc_capabilityVARCHAR(60) ["count": 2, "algorithm": {"type":"aes", "pps":1024,"bps":10},"algorithm": {"type":"3DES", "pps":10240,"bps":10 }] queue_numINTEGER1 queue_typeVARCHAR(8) EMPTY 、 SA 、 IPSec 、 GB addressVARCHAR(12) 0000:05:00.1 pf_address VARCHAR(12 ) ? vendor_idVARCHAR(4)15b3 product_idVARCHAR(4)1004 Do we have a complete list of know acc_types today? If so lets define them in this doc. Micheal has the same comment in discussion 0205, and we agreed. The definitions are to be introduced in the above table on EPA vs NOMAD, and could be included here later. I can not determine the format of this field, is it JSON or what? I think we need to define the format of this field if not stated later. Need to define the values for this field. Why have this field if the one above is used. Unless the one above is just a text name, then we can remove this one or remove the one above for this field. What is the reason for this field, is this the number of support Physical Functions or what? It looks like a text or name field.

ETSI NFV IFA004 Information Model NumberingFeatureFunctional requirements description ACC_RES_FEATURE.001 (device_id)UIDEach acceleration resource shall have a unique identifier. ACC_RES_FEATURE.002Version (+M)Each acceleration resource shall specify the version of its accelerator. ACC_RES_FEATURE.003 (acc_functionality)TypeEach acceleration resource shall have a clear type (e.g. Crypto, FFT, IPSec, etc.) ACC_RES_FEATURE.004 (acc_capability)CapabilitiesEach acceleration resource shall indicate its acceleration specific capabilities. ACC_RES_FEATURE.005 (queue_number)Number of ChannelsEach acceleration resource shall indicate how many channels it supports. ACC_RES_FEATURE.006Number of Contexts (?)Each acceleration resource shall indicate how many contexts it supports. ACC_RES_FEATURE.007Allows Migration (+O)Each acceleration resource shall indicate if it supports live migration capabilities. ACC_RES_FEATURE.008 (acc_capability)QoSEach acceleration resource shall indicate the quality of service level it supports. ACC_RES_FEATURE.009Data Format (?)Each acceleration resource shall indicate the data format they operate on. ACC_RES_FEATURE.010 (acc_type)Re-Programmability Each acceleration resource shall indicate whether it requires a hardware image to be programmed with before it can operate. ACC_RES_FEATURE.011 (acc_capability)Resource Availability (needed exchange but not metadata) Each acceleration resource shall indicate the level or amount of availability that are currently unused and can be allocated. Table : Functional requirements for acceleration resources features