Aug 7, 2012 SPP/FIELDS 1 UCB Digital Receiver to replace LESIA TNR/HFR.

Slides:



Advertisements
Similar presentations
SPM system block diagram M67 Floating DSP board (PCI bus) 1 plug-in board with 16 ADCs and 16 DACs 16 bits resolution 32 Digital lines Dulcinea electronic.
Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Op-Amp- An active circuit element designed to perform mathematical operations of addition, subtraction, multiplication, division, differentiation and.
EE435 Final Project: 9-Bit SAR ADC
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
1 Fully Digital HF Radios Phil Harman VK6APH Dayton Hamvention – 17 th May 2008.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Spectrum analyser basics Spectrum analyser basics 1.
System Microphone Keyboard Output. Cross Synthesis: Two Implementations.
RSH Front End Electronic R. Beaujean, S. Böttcher Kiel Nov 07, 2005.
Phase Locked Loop Design Matt Knoll Engineering 315.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Digital to Analogue Conversion Natural signals tend to be analogue Need to convert to digital.
24Oct2013 D. Seitz SPP FIELDS RFS Analog Peer Review 24OCT
Digital audio. In digital audio, the purpose of binary numbers is to express the values of samples that represent analog sound. (contrasted to MIDI binary.
DSP Techniques for Software Radio DSP Front End Processing Dr. Jamil Ahmad.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
ISUAL Sprite Imager Electronic Design Stewart Harris.
Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley
Solar Probe Plus FIELDS Quarterly Management Nov 15, 2012.
THEMIS-SCM THM – SCM – CDR – 08-April-2004 in Velizy
Namaste Project 3.4 GHz Interference Study Preliminary document - Work in Progress updated The intent of this study is to collect data which may.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
3 SIGNALLING Analogue vs. digital signalling oRecap advantages and disadvantages of analogue and digital signalling oCalculate signal transmission rates.
PreAmp with 2nd order highpass and differential output pulser 3rd order lowpass.
Stuart D. BaleFIELDS iPDR – Science Requirements Solar Probe Plus FIELDS Instrument PDR Science and Instrument Overview Science Requirements Stuart D.
Abstract Previous senior design teams developed an amplifier board for Teradyne Corporation. This board will boost the input signal to a computer-based.
1 Dec SPP-Fields Antenna Electronics Board (AEB) Concept Status Report J.W.Bonnell, S. Harris, S. Heavner Space Sciences Laboratory UC Berkeley.
1 Electronic Circuits MULTI STAGE AMPLIFIERS. 2 Electronic Circuits There are several different multi-stage amp circuits that function as dc-amps. 1)COMPLIMENTARY.
1 Cosmic Vision Instrumentation ASIC R. Jansen TEC-EDM 19 January 2010.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
MonsonFIELDS iPDR – LNPS SPP/FIELDS Low Noise Power Supply Preliminary Design Review Steve Monson University of Minnesota 1.
GoetzPre-PDR Peer Review October 2013 FIELDS TDS FPGA Peer Review Keith Goetz University of Minnesota 1.
By: Chenchen Qi Douglas Ciha John Hogan
Dec 1, FIELDS Top Level Requirements Review S. Harris (UCB)
FIELDS iCDR – RFS Analog Dennis Seitz 1 Solar Probe Plus FIELDS Instrument CDR RFS Analog Dennis N. Seitz UC Berkeley SSL
Mind Control of Systems Designing a system to measure brain waves in order to obtain commands to control the direction of a remote-control car By Gary.
NameFIELDS iPDR – Subject Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Box Selda S. Heavner U.C. Berkeley 1.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
GoetzPre-PDR Peer Review October 2013 FIELDS Time Domain Sampler Peer Review Keith Goetz University of Minnesota 1.
1 Digital processing applications for DE2 card High Speed Digital Systems Lab Winter 2008/09  Instructor: Mony Orbach  Students : Avner Reisz, Natty.
FIELDS iPDR – RFS Analog Dennis N. Seitz 1 Solar Probe Plus FIELDS Instrument PDR Radio Frequency Spectrometer Analog Dennis N. Seitz UC Berkeley SSL
Sound Source Location Stand Group 72: Hiroshi Fujii Chase Zhou Bill Wang TA: Katherine O’Kane.
Antenna Arrays and Automotive Applications
RF Spectrum Analyzer Dong-Yo Jheng 2012/07/12. RF (Radio Frequency) Frequency: 3 kHz ~ 300 GHz 2.
For more course tutorials visit ECET 310 Entire Course (Devry) For more course tutorials visit ECET 310 Week 1 Homework.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
Ivan Perić University of Heidelberg Germany
Digital Control CSE 421.
Baby-Mind SiPM Front End Electronics
Ping-Pong Ball Levitation
SPP FIELDS Preamplifier
The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz
SP+ DFB REE 12/01/12.
Solar Probe Plus FIELDS Instrument PSR - MEP Introduction
LFR Calibration Activities
Solar Orbiter RPW - Low Frequency Receiver
Electronic Circuit-II
This chapter provides a series of applications.
Image Stabilization System (ISS)
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
W. Kurth & D. Kirchner The University of Iowa 11 Jan. 2011
Phase-Locked Loop Design
Amateur Extra Q & A Study Pool
Electronic Circuit-II
10k 20k Vin Vout H3 What is the gain?
Presentation transcript:

Aug 7, 2012 SPP/FIELDS 1 UCB Digital Receiver to replace LESIA TNR/HFR

Aug 7, 2012 Block diagram 2 SCM MF Output E-Field Antenna Preamps HF outputs feed Receiver

Aug 7, 2012 Dynamic Range 3 Pulupa – Aug, 2012

Aug 7, 2012 Preliminary Requirements Input levels –V1-V4 In the range ±5V Switchable gain on front end to accommodate wide dynamic range and uncertainty in signal levels (TBD, Gain in Preamp preferred) Dynamic Range for Receiver input and ADC –At Preamp Input, ranges from < 10µV to < 10mV (TBR) –Preamp will boost signal, so Receiver will input signal modified by the Preamp transfer function plus noise Noise level –At Preamp input: < 10nV / √Hz –Receiver must preserve this low noise floor (again modified by Preamp) –B-HF Frequency range 10kHz to 1MHz (SCM HF winding) –Voltage range: ±8.5V Switchable gain on front end to accommodate wide dynamic range and uncertainty in signal levels (TBD) 4

Aug 7, 2012 Data Products Signal Processing –TNR Spectra V1, V2, V3, V4, V1-V2, V3-V4, B-HF Log-spaced frequencies, Δf/f = 4% (perhaps higher resolution) Picket fence, avoid frequencies f+Nf, starting at 150kHz, f=50kHz (or 150kHz) Cadence: TBD –TNR Cross Spectra (direction finding) V1 and V2, V3 and V4, V x B Cadence: TBD –HFR Spectra (And cross spectra?) V1, V2, V3, V4, V1-V2, V3-V4 Frequency resolution: –1MHz to 5MHz: 50kHz spacing (TBR) –5MHz to 20MHz: 100kHz spacing (TBR) Bandwidth: 25kHz (TBR) Picket fence Cadence: TBD 5

Aug 7, 2012 Signal Processing Chain Development Plan –Build Test Bed for Algorithm development and verification Hi speed ADC for signal capture, connected to laptop Acquire data set using STEREO S/WAVES Antennas/Preamp Can add impulsive events to time series, simulate anticipated dust signatures Develop algorithms in Software, then transfer to VHDL and/or FSW Include hi speed DAC to play data through Receiver –ETU build prior to iPDR 6