Sequential Devices Sequential concept: output depends on present as well as past inputs Past inputs influence operations via memory elements.

Slides:



Advertisements
Similar presentations
Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.
Advertisements

Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.
Sequential Logic ENEL 111. Sequential Logic Circuits So far we have only considered circuits where the output is purely a function of the inputs With.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
Give qualifications of instructors: DAP
Chapter 6 -- Introduction to Sequential Devices
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Flip-Flops Computer Organization I 1 June 2010 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may be.
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
Computer Architecture CS 215
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
 Seattle Pacific University EE Logic System DesignLatches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed.
K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,
1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.
1 Sequential logic networks I. Motivation & Examples  Output depends on current input and past history of inputs.  “State” embodies all the information.
CP208 Digital Electronics Class Lecture 11 May 13, 2009.
Sequential Logic Flip Flops Lecture 4.
Circuits require memory to store intermediate data
Digital Logic Design Lecture 22. Announcements Homework 7 due today Homework 8 on course webpage, due 11/20. Recitation quiz on Monday on material from.
Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.
Revision of lecture notes written by Dr. Timothy Drysdale
So far, all of the logic circuits we have studied were basically based on the analysis and design of combinational digital circuits. The other major aspect.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Digital Computer Design Fundamental
Some Useful Circuits Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University.
COE 202: Digital Logic Design Sequential Circuits Part 1
Rabie A. Ramadan Lecture 3
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Sequential Logic Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer Organization and.
D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits II.
Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
Sequential Logic Computer Organization II 1 © McQuain A clock is a free-running signal with a cycle time. A clock may be either high or.
LECTURE IX CH 5 LATCHES AND FLIP-FLOPS. Sequential logic circuits by definition progressive from one logic state to the next. In order for this to occur,
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Chapter5: Synchronous Sequential Logic – Part 1
CSE 140: Components and Design Techniques for Digital Systems Lecture 7: Sequential Networks CK Cheng Dept. of Computer Science and Engineering University.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.
Latches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed back into it If the first input is 1, a 1 gets fed back.
7. Latches and Flip-Flops Digital Computer Logic.
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Combinational circuits
Clocks A clock is a free-running signal with a cycle time.
Computer Organization
Sequential Logic and Flip Flops
Sequential logic circuits
Sequential Circuits: Latches
Sequential Circuits: Latches
Instructor: Alexander Stoytchev
Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday
Sequential Circuits: Latches
Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday
Flip-Flops.
Sequential Digital Circuits
Presentation transcript:

Sequential Devices Sequential concept: output depends on present as well as past inputs Past inputs influence operations via memory elements

Sequential Devices Input (x 1,…,x n ), output (z 1,…,z m ), present state (y 1,…,y r ) and next state (Y 1,…,Y r ) are where g i and h i are Boolean functions, or in vector form

Sequential Devices Concept not limited to digital systems Example: Elevator; has states: –Current position (floor) –Direction (up/down) –Next state depends on Inputs (buttons pressed by passengers) Current state (floor and direction) State diagrams: graphical representation of sequential circuits –States: denoted by circles –Transitions: by arcs or arrows, labeled with inputs and outputs.

Sequential Devices State tables: tabular representation of sequential circuits –Present state on the left, input on top –Next state / output is content of table cell

Sequential Devices Designing a good state representation is the most difficult part of designing sequential circuits Case in point: elevator –Suppose state contains floor & direction –What happens on 2? 11 22 33 22 33 44 2,3,4 default 1 3,4 2 1,2,3 ?

Elevator Suppose state diagram augmented by adding “hanging” states –Still problem: what happens in 2  when pressing “1”? Still have to remember you had “4”? 11 22 33 22 33 4 3,4 default ,2, ? ,2 2

Elevator A better approach: bit array 1…n, one per floor “1” in the table indicates need to stop on that floor; Logic illustrated by program Begin /* the elevator main loop */ if (any bit is non-zero) if (current direction == nil) if (more bits are on above current floor than below) current direction = up else if (more bits are on below current floor than above) current direction = down else current direction = down /* might be random() */ endif /* end direction selection from previously nil */ 12…………………………….n

Elevator begin /* at this point there is non-null direction; go! */ service next floor in current direction; set its bit = 0 until (no more bits are “1” in current direction) set current direction = nil /* done with direction, choose another */ else /* no bits were on */ set current direction = nil endif Again /* main loop forever */

Memory Devices The memory unit is integral part of sequential machines Memory is “bistable” – is output is either 0 or 1 Has “excitation” inputs that bring it to the desired state Commonly used – latches and flip-flops –Latches – typically “transparent”, respond immediately –Flip-flops have clocks, output changes only by clock

Memory Devices Latch and flip-flop timing

Memory Devices Simple feedback latches: set latch Devices that stay permanently in one state are not very useful. Set and reset latches illustrate the concept, and serve as components of the set-reset latch

Memory Devices Simple feedback latches: reset latch

Memory Devices Simple feedback latches: set-reset latch

Set-reset latch When S=R=0 reduces to a pair of cross- coupled inverters (hold state) This is a stable configuration When S=1 (R=0) then Q’  0 Bringing S back to 0 does not change the outputs; Q=1, Q’=0 (now S=R=0 again) When R=1 (keeping S=0) then Q  0 Bringing R back to 0 does not change the outputs; Q=0, Q’=1 When S=R=1 then Q and Q’ are both 0 –not allowed **note: no oscillations, ckt stable** Q’ Q

Set-reset (SR) latch

SR latch If S and R are asserted at the same time, output Q is not the complement of Q’ What happens if S and R are asserted for some time, and then released simultaneously?

SR latch This diagram assumes the NOR implementation of the SR latch

SR latch SR latch propagation delays This diagram assumes the NOR implementation of the SR latch

Gated SR latch Uses extra control signal to inhibit state changes when the S and R signals are changing

Gated SR latch Excitation table and state diagram of the gated SR latch

Gated SR latch Logic function Q* = f(C,S,R,Q) Q* = C’Q + SC + QR’ Set S = D; R = D’  R’ = D Q* = C’Q + DC + QD = C’Q + CD (by consensus) K-map of the gated SR latchSR CQ C=0 Q* = Q+QR’ = Q C=1 Q* = S+QR’ X X C’Q SC QR’