Function Simplification. Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams.

Slides:



Advertisements
Similar presentations
ECE 238L Computer Logic Design Spring 2010
Advertisements

Chapter 2 Logic Circuits.
ECE 331 – Digital System Design Boolean Algebra (Lecture #3) The slides included herein were taken from the materials accompanying Fundamentals of Logic.
ECE 331 – Digital System Design
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
Chapter 2 – Combinational Logic Circuits Part 1 – Gate Circuits and Boolean Equations Logic and Computer Design Fundamentals.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
ECE 301 – Digital Electronics Boolean Algebra and Standard Forms of Boolean Expressions (Lecture #4) The slides included herein were taken from the materials.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Simplifying Boolean Expressions Using K-Map Method
Boolean Algebra and Logic Simplification. Boolean Addition & Multiplication Boolean Addition performed by OR gate Sum Term describes Boolean Addition.
Chapter 2: Boolean Algebra and Logic Functions
Boolean Algebra Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
CHAPTER 2 Boolean Algebra
KU College of Engineering Elec 204: Digital Systems Design
Morgan Kaufmann Publishers
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
CT455: Computer Organization K-Map
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
Department of Computer Engineering
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
©2004 Brooks/Cole FIGURES FOR CHAPTER 2 BOOLEAN ALGEBRA Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in.
CS2100 Computer Organisation
CS1104: Computer Organisation comp. nus. edu
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Chap 2. Combinational Logic Circuits
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra – II. Outline  Basic Theorems of Boolean Algebra  Boolean Functions  Complement of Functions  Standard Forms.
A. Abhari CPS2131 Chapter 2: Boolean Algebra and Logic Gates Topics in this Chapter: Boolean Algebra Boolean Functions Boolean Function Simplification.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
CS151 Introduction to Digital Design Chapter Map Simplification.
KARNAUGH MAP A Karnaugh map (K Map) is a pictorial method used to minimize boolean expressions without having to use boolean algebra theorems and equation.
 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 4 Dr. Shi Dept. of Electrical and Computer Engineering.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Karnaugh Maps (K maps).
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Boolean Algebra. BOOLEAN ALGEBRA Formal logic: In formal logic, a statement (proposition) is a declarative sentence that is either true(1) or false (0).
Boolean Algebra ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Chapter 2: Boolean Algebra and Logic Functions
Boolean Algebra.
Computer Organisation
ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 Instructor: Andrew B. Kahng (lecture)
CHAPTER 2 Boolean Algebra
CHAPTER 2 Boolean Algebra This chapter in the book includes:
FIGURES FOR CHAPTER 2 BOOLEAN ALGEBRA
Boolean Algebra.
Basic Logic Gates 1.
Karnaugh Maps Introduction Venn Diagrams 2-variable K-maps
COMS 361 Computer Organization
Overview Part 2 – Circuit Optimization
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Computer Architecture
Presentation transcript:

Function Simplification

Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams

Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams

Function Simplification (1/2)  Why simplify?  Simpler expression uses less logic gates.  Thus: cheaper, less power, faster (sometimes).  Simplification techniques:  Algebraic Simplification.  simplify symbolically using theorems/postulates.  requires skill but extremely open-ended.  Karnaugh Maps.  diagrammatic technique using ‘Venn-like diagram’.  easy for humans (pattern-matching skills).  simplified standard forms.  limited to not more than 6 variables.

Function Simplification (2/2)  Simplification techniques:  Quine-McCluskey tabulation technique.  tabulation technique based on certain ‘cancellation theorems’.  simplified standard forms.  tedious, repetitive step-by-step technique.  boring to humans BUT suitable for computers.  larger variables possible, but computationally intensive.

Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams

Algebraic Simplification (1/5)  Algebraic simplification aims to minimise (i) number of literals, and (ii) number of terms  But sometimes conflicting.  Let’s aim at reducing the number of literals.

Algebraic Simplification (2/5)  Example: (x+y).(x+y').(x'+z)(6 literals) = (x.x+x.y'+x.y+y.y').(x'+z)(assoc.) = (x+x.(y'+y)+0).(x'+z)(idemp.,assoc., compl.) = (x+x.(1)+0).(x'+z)(complement) = (x+x+0).(x'+z)(identity 1) = (x).(x'+z)(idemp, identity 0) = (x.x'+x.z)(assoc.) = (0+x.z)(complement) = x.z (identity 0) Number of literals reduced from 6 to 2.

Algebraic Simplification (3/5)  Find minimal SOP and POS expressions of f(x,y,z) = x'.y.(z + y'.x) + y'.z x'.y.(z+y'.x) + y'.z = x'.y.z + x'.y.y'.x + y'.z(distributivity) = x'.y.z y'.z(complement, null element 0) = x'.y.z + y'.z(identity 0) = x'.z + y’.z(absorption) = (x' + y').z(distributivity) Minimal SOP of f = x'.z + y'.z (Two 2-input AND gates & One 2-input OR gate) Minimal POS of f = (x' + y').z (One 2-input OR gate & One 2-input AND gate)

Algebraic Simplification (4/5)  Find minimal SOP expression of f(a,b,c,d) = a.b.c + a.b.d + a'.b.c' + c.d + b.d‘ a.b.c + a.b.d + a'.b.c' + c.d + b.d' = a.b.c + a.b + a'.b.c' + c.d + b.d' (absorption) = a.b.c + a.b + b.c' + c.d + b.d' (absorption) = a.b + b.c' + c.d + b.d' (absorption) = a.b + c.d + b.(c' + d') (distributivity) = a.b + c.d + b.(c.d)' (DeMorgan) = a.b + c.d + b (absorption) = b + c.d (absorption) Number of literals reduced form 13 to 3.

Algebraic Simplification (5/5)  Difficulty – needs good algebraic manipulation skills.  Advantage – very open-ended (to your desired form!)

Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams

Half Adder (1/2)  Half-Adder is a circuit which adds two single bits (called X,Y) together, to produce a result of two bits (called C, S).  A black-box representation of this circuit is: Truth table representation is: Half adder X Y (X+Y) S C

Half Adder (2/2)  In sum-of-minterms form: C = X.Y S = X'.Y + X.Y'  Algebraic simplification could simplify S to: S = X'.Y + X.Y' = X  Y  Giving: XYXY S C

Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams

Introduction to K-maps  Systematic method to obtain simplified sum-of-products (SOPs) Boolean expressions.  Objective: Fewest possible terms/literals.  Diagrammatic technique based on a special form of Venn diagram.  Advantage: Easy with visual aid.  Disadvantage: Limited to 5 or 6 variables.

Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams

Venn Diagrams (1/2)  Venn diagram to represent the space of minterms.  Example of 2 variables (4 minterms): a.b' a'.b a'.b' a.b a b

Venn Diagrams (2/2)  Each set of minterms represents a Boolean function. Examples: { a.b, a.b' }  a.b + a.b' = a.(b+b') = a { a'.b, a.b }  a'.b + a.b = (a'+a).b = b { a.b }  a.b { a.b, a.b', a'.b }  a.b + a.b' + a'.b = a + b { }  0 { a'.b',a.b,a.b',a'.b }  1 a.b' a'.b a'.b' a.b a b