Errors due to process variations Deterministic error –Characterized a priori Over etching, vicinity effects, … –A priori unknown Gradient errors due to.

Slides:



Advertisements
Similar presentations
An Introduction to Matching and Layout Alan Hastings Texas Instruments
Advertisements

Joint Design-Time and Post-Silicon Optimization for Analog Circuits: A Case Study Using High-Speed Transmitter Yiyu Shi, Wei Yao, Lei He, and Sudhakar.
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
BASIC BLOCKS : PASSIVE COMPONENTS 1. PASSIVE COMPONENTS: Capacitors  Junction Capacitors  Inversion Capacitors  Parallel Plate Capacitors Resistors.
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
Slide 1 Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed- Signal Circuits by Reusing Early-Stage Data Fa Wang*, Wangyang Zhang*,
RF Circuit Design Chris Fuller /7/2012.
 Small loop antenna (magnetic dipole)  Dipole antenna generates high radiation resistance and efficiency For far field region, where.
ECE 8443 – Pattern Recognition ECE 3163 – Signals and Systems Objectives: Review Resources: Wiki: State Variables YMZ: State Variable Technique Wiki: Controllability.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
A NEW PRINTED QUASI-LANDSTORFER ANTENNA
Matching Bipolar Transistors
Active Calibration of Cameras: Theory and Implementation Anup Basu Sung Huh CPSC 643 Individual Presentation II March 4 th,
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Introduction to Analog-to-Digital Converters
Chapter 5 Differential and Multistage Amplifier
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Copyright © 2014 John Wiley & Sons, Inc. All rights reserved.
Dynamic Presentation of Key Concepts Module 2 – Part 3 Meters Filename: DPKC_Mod02_Part03.ppt.
High Frequency MOSFET Model. Models for Computer Simulation Simple dc Model Small Signal Model Frequency-Dependent Small Signal Model Better Analytical.
Analog Layout.
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
PCB Layout Introduction
Seongbo Shim, Yoojong Lee, and Youngsoo Shin Lithographic Defect Aware Placement Using Compact Standard Cells Without Inter-Cell Margin.
Shape Matching for Model Alignment 3D Scan Matching and Registration, Part I ICCV 2005 Short Course Michael Kazhdan Johns Hopkins University.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Lecture 5 Method of images Energy stored in an electric field Principle of virtual work 1.
PCB Layout Introduction
CMOS Analog Design Using All-Region MOSFET Modeling 1 CMOS Analog Design Using All-region MOSFET Modeling Chapter 3 CMOS technology, components, and layout.
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ IWSM 2001Sam, Chandrakasan, and Boning – MIT Variation Issues in On-Chip Optical Clock Distribution S. L.
Lumped versus Distributed: A component must be considered as distributed when the physical dimensions of an element become significant with respect to.
Generalized Hough Transform
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Bipolar transistors.
Studying the efficiency and the space resolution of resistive strips MicroMegas Marco Villa – CERN MAMMA meeting Tuesday, 13 th December 2011 CERN, Geneva.
Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.
T RANSIENTS AND S TEP R ESPONSES ELCT222- Lecture Notes University of S. Carolina Fall2011.
Implicit Active Shape Models for 3D Segmentation in MR Imaging M. Rousson 1, N. Paragio s 2, R. Deriche 1 1 Odyssée Lab., INRIA Sophia Antipolis, France.
Digital Image Processing Lecture 16: Segmentation: Detection of Discontinuities May 2, 2005 Prof. Charlene Tsai.
SJTU Zhou Lingling1 Chapter 5 Differential and Multistage Amplifier.
VLSI Masoumeh Ebrahimi Mismatch of MOS Transistor.
ENE 429 Antenna and Transmission lines Theory Lecture 10 Antennas DATE: 18/09/06 22/09/06.
Signal conditioning Noisy. Key Functions of Signal Conditioning: Amplification Filter  Attenuation  Isolation  Linearization.
Medan Listrik Statis I (Hk.Couloumb, Hk. Gauss, Potensial Listrik) Sukiswo
Beijing Institute of Technology
Errors due to process variations
B.Sc. Thesis by Çağrı Gürleyük
Errors due to process variations
Digital Image Processing Lecture 16: Segmentation: Detection of Discontinuities Prof. Charlene Tsai.
Capacitance Variations
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
CMOS Technology Flow varies with process types & company
Copyright © 2014 John Wiley & Sons, Inc. All rights reserved.
The common questions in analog layout
Errors due to process variations
Subcircuits subcircuits Each consists of one or more transistors.
CMOS Technology Flow varies with process types & company
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Active Appearance Models theory, extensions & cases
Signals and Systems Lecture 2
The MPPC Study for the GLD Calorimeter Readout
An Introduction to Matching and Layout Alan Hastings Texas Instruments
Presentation transcript:

Errors due to process variations Deterministic error –Characterized a priori Over etching, vicinity effects, … –A priori unknown Gradient errors due to thermal, potential, stress, … Random errors –Intrinsic randomness in materials –Randomness in processes –Randomness during operation

Various Capacitor Errors

Common error reduction techniques Use large area to reduce random error Common Centroid layout to reduce linear gradient errors Use unit element arrays Interdigitize for matching Use of symmetry of photolithographic invariance Controlled edge or corner effects Dummy device for similar vicinity Guard rings for isolation Careful floor planning

Gradient errors: Linear gradient Higher order gradient Unknown magnitude and direction Common centroid cancels linear gradient errors, but not nonlinear gradient errors nor local random errors

Edge effects  better

Capacitor layout example

Resistor layout example

Transistor layout example

Layout of a differential pair Which layout is a better implementation of the differential pair? (b) or (c) or (d)?

Tilted implant beam causes asymmetry Aligned gate Parallel gate PLI PLI?

Parallel gate can be PLI Aligned gate can benefit from symmetry Asymmetric metal Add dummy metal Dummy makes it symmetric

Can have both gate alignment and symmetry But still suffers from gradient errors

M2M2 M1M1 M2M2 M1M1 This pattern cancels gradient Can it be made more compact?

Here is a simpler way

Donut shaped MOS to reduce C D and C gd

Avoiding the Antenna Effect Long metal acts as antenna to collect charges that may destroy gates: Break the antenna by going to a different layer:

Reference distribution Converted Iref to Vref to be shared Vulnerable to voltage drops in ground lines

Reference distribution Distribute Iref over longer distances is more robust

Routing long interconnects Parasitic capacitors or even inductors between parallel metal lines Parasitic caps between crossing metal lines

Differential signaling to reduce parasitic coupling effects

Shield or guard critical lines Larger spacing reduces coupling

Example shielding scheme Critical signals shielded

Substrate Coupling Distributed substrate network model Digital activities couple to analog part through substrate coupling

Nearby devices affect each other through effect on V th change Effect is worse at very high speed Example effect:

Techniques for reducing couple Use differential circuit Distribute digital signals in complementary Critical circuit in “quiet area”, far away from noisy (digital) circuit Devices in a well are less sensitive Use trenches for isolation Critical circuit in guard ring Critical operations in “quiet time”

Example use of guard ring

Analog cell array Other circuit H-shape distribution

An N th Order Central Symmetrical Layout Pattern for Nonlinear Gradients Cancellation Xin Dai, Chengming He, Hanqing Xing, Degang Chen, Randall Geiger Iowa State University

Introduction Matching accuracy plays a key role in the performance of precision circuits. Causes of mismatch in a parameter f  Local random variations  Gradient effect Gradient Direction

Introduction Theorem: If only linear gradient effects are present, then the mismatch of a parameter f of two elements will vanish if a common centroid layout is used. Gradient Direction Common Centroid Layout

Introduction Common Centroid Layout with Nonlinear Gradient Hypothesis of common-centroid theorem are not satisfied and AABB

Introduction Common Centroid Layout with Nonlinear Gradient Are there any simple layout strategies that will also cancel nonlinear gradients? AABB

Objective Develop a layout strategy for canceling mismatch of parameters for two matching- critical elements when nonlinear gradients of higher orders are present

Example It was observed by simulations that this structure is insensitive to first-order, second-order and third-order gradients ! What properties does this structure have that provides insensitivity to these gradients and can other structures be constructed that are insensitive to gradients of any order?

Outline Background of Gradient Effects Objective Center-Symmetric Structure Concept Cancellation of higher-order gradients Simulation Results Conclusions

Center-Symmetric Patterns Definition: A pattern P n of two elements relative to a common centroid pattern P is center-symmetric of order n if it can be generated by the following recursive algorithm 1)Map each segment of one of the two elements to +1 and each segment of the second element to -1 2)Define pattern P 1 =P 3)Assume pattern P k has been generated 4)If k<n, create pattern P k+1 by a)Rotating pattern P k by 180 o around any point external to pattern P k b)Multiplying all elements in the rotated pattern by (-1) k+1 to create a rotated constrained complimented pattern c)Define pattern P k+1 to be the union of pattern P k and the rotated constrained complimented pattern

Center-Symmetric Pattern Example Common Centroid Layout 1 1 k=1 1 1 Rotation Point Rotated Pattern k=2

Center-Symmetric Pattern Example Rotated Pattern k= constrained complimented pattern

Center-Symmetric Pattern Example Pattern P Pattern P 1

Center-Symmetric Pattern Example Pattern P Rotated Pattern k=3

Center-Symmetric Pattern Example constrained complimented pattern (no change since k is odd) k=3

Center-Symmetric Pattern Example Pattern P 3

st order 2 nd order 3 rd order 4 th order 5 th order

Center-Symmetric Patterns Many different center-symmetric layouts can be easily generated Different starting common-centroid circuits and different external rotation points will generate different structures

Property of Center-Symmetric Networks Theorem : A parameter f of a layout pattern of two elements that is center- symmetric of order n is insensitive to the k th -order gradients for

Gradient Modeling 1 st order gradient Up to n th order gradient Let (x 0,y 0 ) be any reference point in the neighborhood of the matching critical devices

Gradient Effect Moving the center of the n th order gradient will only introduce lower order components This argument can be repeated for gradient components of orders n-1, n-2, … 1 Let (x A,y A ) be any point in the neighborhood of the matching critical region It can be shown that f n (x,y) can be written as

1 st order 2 nd order 3 rd order 4 th order 5 th order Simulation Results Totally 5 patterns are simulated

Simulation Results Mismatch (%) Highest Order of Gradient Effect 1 st 2 nd 3 rd 4 th 5 th 1 st nd rd th th Pattern’s order Setup: Same total device area are assigned. Large gradient effects are artificially generated. Random variations are neglected.

Summary n th order pattern cancels up to n th order gradient effect using 2 n unit cells for each device. Easy to generate and extend Flexible cell placement Area efficient