IEEE P1505.1.1 Practical Representation of P1505.1 using IEEE1671.6.

Slides:



Advertisements
Similar presentations
ATML Readiness For Use Phase II. Phase II Readiness For Use The ATML: Phase II will build on the Core phases, adding additional ATML components and features.
Advertisements

WECC Operating Committee Report WECC Member Meeting April 20, 2006.
Omniran TG 1 Cooperation for OmniRAN P802.1CF Max Riegel, NSN (Chair OmniRAN TG)
MODELING THE TESTING PROCESS Formal Testing (1.0) Requirements Software Design Risk Data Approved, Debugged, Eng. Tested Code Automated Test Tools Tested.
The Hierarchical Scan Description Language (HSDL) was developed by to complement BSDL.
WBS & AO Controls Jason Chin, Don Gavel, Erik Johansson, Mark Reinig Design Meeting (Team meeting #10) Sept 17 th, 2007.
Peoplesoft: Building and Consuming Web Services
Renesas Electronics America Inc. © 2011 Renesas Electronics America Inc. All rights reserved. RX210 Multi-Function Pin Controller (MPC) Ver
Business Process Management with Activiti João Silva (CERN, GS-AIS) 21st of October, 2014 BUSINESS PROCESS MANAGEMENT WITH ACTIVITI.
55 th IETF 1 55 th IETF Network Management for GSMP Interface draft-cha-gsmp-management-01.txt YoungWook Cha Andong National.
CrackingSiebel.com Utility Siebel Repository Extract (SRE) Tool.
CEN 4935 Senior Software Engineering Project Joe Voelmle.
Method of Converting Resource definitions into XSD Group Name: WG3 (PRO) Source: Shingo Fujimoto, FUJITSU, Meeting Date:
1 Chapter 14 Architectural Design. 2 Why Architecture? The architecture is not the operational software. Rather, it is a representation that enables a.
Chapter 8 : Software Quality Assurance Juthawut Chantharamalee Curriculum of Computer Science Faculty of Science and Technology, Suan Dusit University.
Cataloging for Electronic Commerce: Tool and Resource Development for Creating Standardized Catalogs for U.S. Defense Logistics Information Service Barry.
DESIGN & IMPLEMENTATION OF SMALL SCALE WIRELESS SENSOR NETWORK
Standardized Implementation of ProjectWise in Multiple Offices Across the Enterprise Jeff Burrill, Federal Aviation Administration.
Implementing Baan PDM BWU – Orlando, FL October 17, 2001 Session 6 Chris Jamison RedKlay Web Solutions, Inc. PDM = Product Data Management.
1 Chapter 14 Architectural Design 2 Why Architecture? The architecture is not the operational software. Rather, it is a representation that enables a.
1 OPSAWG Agenda Items 7,8, 9 Juergen Quittek, John Parello, Benoit Claise 78th IETF Meeting, Maastricht, Energy Management Framework / Architecture.
Web services sub-team report CPPA June ’02 F2F Reston, Virginia.
MJS1 Computer Society SCC20 Hardware Interface Committee PAR Proposal: IEEE-P Portable-Bench Top Universal Pin Map.
Standards Coordinating Committee 20 on Test and Diagnosis for Electronic Systems Slide 1 SCC20 Liaison Report Dr. John W. Sheppard CS SAB Meeting November.
Design of a Search Engine for Metadata Search Based on Metalogy Ing-Xiang Chen, Che-Min Chen,and Cheng-Zen Yang Dept. of Computer Engineering and Science.
ATML Status Oct 2005 An overview of the ATML activity in the ATML focus group and as part of the IEEE SCC20 sub-committee.
Verified Network Configuration. Verinec Goals Device independent network configuration Automated testing of configuration Automated distribution of configuration.
RAI Information Brief Prospective from the RAI Working Group.
Introduction to ArcGIS for Environmental Scientists Module 3 – GIS Analysis Model Builder.
Structured Documents - XML and FrameMaker 7 Asit Pant.
1 Chairs Report The IEC TC93 Meetings were held September 6-7, in Seoul, South Korea. The Standards Board Meetings were held September 8-10 also in Seoul,
Standards Coordinating Committee 20 on Test and Diagnosis for Electronic Systems Slide 1 SCC20 Liaison Report Dr. John W. Sheppard May
March 2005 Dorothy Stanley (Agere Systems) IEEE IETF Liaison Report March 2005 Dorothy Stanley – Agere Systems IEEE Liaison – IETF
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
IBM Global Services © 2005 IBM Corporation SAP Legacy System Migration Workbench| March-2005 ALE (Application Link Enabling)
IEEE Std P1671 (ATML Overview and Architecture) Status and Review Mike Seavey October 2009.
Synthetic Instrument (SI) ATML Instrument Description Implementation Ron Taylor 17 Jan 2006.
XML Device Description PP a-MMA_XMLDeviceDescriptionWorkShop.pptx M. Marchhart 1 Workshop.
10 Copyright © 2004, Oracle. All rights reserved. Building ADF View Components.
ATML Status Jan 2006 Issue 6 An overview of the ATML activity in the ATML focus group and as part of the IEEE SCC20 sub-committee.
Effective PATH Program: Draft Criteria and Proposed Outcomes C. H. “Hank” Balderrama, Washington State PATH Contact Monica Bellamy, Michigan State PATH.
Standards Coordinating Committee 20 on Test and Diagnosis for Electronic Systems Slide 1 SCC20 Liaison Report Dr. John W. Sheppard CS SAB Meeting June.
RELIABILITY BLOCK DIAGRAMS SRE Meeting April 12, 2016 Daniel Sillivant
2009 copyright Leslie Munday University Requirements Management and Traceability For IIBA By Leslie Munday.
Oct 2004 Jon Edney, Nokia Slide 1 doc.: IEEE /1176r0 Submission AP Function Capture Call for input Jon Edney, Nokia.
7 SEGMENT INTERFACE WITH AVR MICROCONTROLLER A. D. Patel Institute Of Technology EC :- Sem VPresent By :- Pratik Makadia ( ) 23 June
1 ATML Status January 2008 Issue 14 An overview of the ATML activity in the ATML focus group and as part of the IEEE SCC20 sub-committees.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
DNP Initiative ENG-003 Standard Design Process Overview Configuration Management Benchmarking Group June 12, 2017.
Software Specification and Configuration Management
Subject Name: FUNDAMENTALS OF HDL Subject Code: 10EC45
ATML Status January 2007 Issue 9
Software Quality Assurance (SQA)
IEEE SCC20 Standards Status
Bulk Loading Documents* into Windchill
ATML Status April 2006 Issue 7
IT Governance Planning Overview
IEEE SCC20 Standards Status
SDMX Converter Raynald PALMIERI June 2015
ATML Status July 2007 Issue 11 An overview of the ATML activity in the ATML focus group and as part of the IEEE SCC20 sub-committees.
ATML ATML’s mission is to define a collection of XML-based schemas and services that allows ATE and test information to be exchanged in a common format.
كارگاه آموزشي معماري نرم‌افزار
Element for Legacy Indication
Splash.
The User Interface Design Process
Grid Based Data Integration with Automatic Wrapper Generation
Signal Conditioning.
Enterprise Web Services
Lockheed Martin ATML Experiences
Dept of ECM Verilog HDL Verilog Evolution Verilog Attributes The verilog language Verilog Evolution  Verilog was designed in early 1984 by Gateway Design.
Presentation transcript:

IEEE P Practical Representation of P using IEEE1671.6

Agenda Description Process review –Input Data –Intermediate Data –Trial Results Open Items and future actions

P Use the existing Standards documents to implement a test station interface definition/instance for P Automate the process as much as practical for rapid draft iterations Closely work with TII /6 for best implementation –Coordinate with Signal Path work for Port definitions

Input Data P Standard document –IEEE P1505.1™/D10 Draft Trial-Use Standard for The Common Test Interface Pin Map Configuration for High-Density, Single-Tier Electronics Test Requirements Utilizing IEEE Std 1505 –June 2008 Transpose Tables into MS Excel

Intermediate Data Parse out ‘unnecessary’ information Structure for easy manipulation

Resulting Trial Implementation XML Test Station Interface Port definitions

Open Items Enumeration for (currently csv-text) –Legacy Systems –Recommended Attributes Incorporation of performance requirements –CTI connector module/contact module performance requirements –Signal switch performance requirements –Power switch performance requirements –Coax switch performance requirements –CTI Switch configuration requirements (Table 6) Additional Port or Path information based on signal path task group