3/19/2016 DIGITAL BACKENDS SIGNAL FLOW, PROBLEMS & SOLUTIONS. BY Shri Irappa M. Halagali Date : 21 / 10 / 2010.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
The 8085 Microprocessor Architecture
Data Acquisition ET 228 Chapter
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Analogue to Digital Conversion
David Hawkins Exascale Signal Processing for Millimeter-Wavelength Radio Interferometers David Hawkins
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Application of the SIDECAR ASIC as the Detector Controller for ACS and the JWST Near-IR Instruments Markus Loose STScI Calibration Workshop July 22, 2010.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Final Presentation 2004 Momentum Measurement Card (MMC) Project supervised by: Mony Orbach Project performed by: Hadas Preminger Uri Niv.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
DP Cabinet.
EE 198 B Senior Design Project. Spectrum Analyzer.
CircuitProtection, Tips, and Troubleshooting Spring 2015 ECE 445.
M.S.P.V.L. Polytechnic College, Pavoorchatram
Embedded Systems Design
Web Design of GMRT Digital Backend Anvesh Ghritlahre STP Student NITW.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Objectives How Microcontroller works
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
Backend electronics for radioastronomy G. Comoretto.
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
GBT K-band Focal Plane Array Monitor and Control Interface, Cryogenic LNA Bias System February 27, 2008.
Verigy V93000 Service Training
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
TS 1.1 Basic Digital Troubleshooting 1 ©Paul Godin Updated August 2013 gmail.com.
Vector Modulator AMC board Marcin Smelkowski Warsaw University od Technology PERG – ISE Presentation is based on „Draft.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
J. Christiansen, CERN - EP/MIC
Lab 10 Experiment 21 Design a Traffic Arrow. Just so it is clear This is it. – Last official experiment for the semester. It is your option as to whether.
Real Time Correlator in FPGA Xu ZhiJun, Zhang XiuZhong Shanghai Astronomical Observatory China 4 th IVS General Meeting January 9, 2006.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
Horz V1 H1 H2 V2 Pbars in Recycler Ring Stripline Kickers Split Plate Pickups A-B Vertical Digital Damper Vert Recycler Transverse Damper System Similar.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
D0 Workshop Bagby, Foglesong John Foglesong Run 2B SMT Low Voltage Power The present location of the SMT DC power supply units creates a problem.
Experiment 21 Design a Traffic Arrow.
1 Advanced ATNF Correlators Dick Ferris AT Electronics Development Group May 2003.
Real-time Acquisition and Processing of Data from the GMRT Pulsar Back- ends Ramchandra M. Dabade (VNIT, Nagpur) Guided By, Yashwant Gupta.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
A real-time software backend for the GMRT : towards hybrid backends CASPER meeting Capetown 30th September 2009 Collaborators : Jayanta Roy (NCRA) Yashwant.
Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
1 Advanced ATNF Correlators Dick Ferris AT Electronics Group.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Self Switching Power Supply. Introduction Self Switching Power Supply  Embedded system requires a regulated power supply.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
EKT124 Digital Electronics 1 Introduction to Digital Electronics
A 12-bit low-power ADC for SKIROC
The 8085 Microprocessor Architecture
14-BIT Custom ADC Board Rev. B
Calorimeter Mu2e Development electronics Front-end Review
INDUCTION MOTOR PROTECTION FOR SINGLE PHASING, OVERVOLTAGE AND OVER TEMPERATURE Submitted by:
Digital Fundamentals Floyd Chapter 1 Tenth Edition
ACOE347 – Data Acquisition and Automation Systems
Presentation transcript:

3/19/2016 DIGITAL BACKENDS SIGNAL FLOW, PROBLEMS & SOLUTIONS. BY Shri Irappa M. Halagali Date : 21 / 10 / 2010.

Group members Prof. Yashwant Gupta Shri B. Ajit kumar Shri I. M. Halagali Ms. Mekhala V. Muley Shri I. S. Bhonde Mr. S. C. Choudhari Mr. G. J. Shelton Mr. K. D. Buch Mr. H. S. Reddy Irappa M. Halagali

CONTENTS OF THIS TALK 1. INTRODUCTION TO DIGITAL BACKENDs and WEB PAGE. 2. BLOCK DIAGRAM of the DIGITAL BACKENDs : HARDWARE CORRELATOR & PULSAR Receiver 3. SIGNAL FLOW, PROBLEMS & SOLUTIONS IN EACH SECTION OF THE SYSTEMs. 4. MAIN PROBLEMS & SOLUTIONS. 5. Analysis of CALLSHEETS. 6. QUESTION - ANSWERS.

DIGITAL BACKENDS WEB PAGE.

DIGITAL BACKENDs BLOCK DIAGRAM HARDWARE CORRELATOR & PULSAR RECEIVER.

Analog Inputs to DIGITAL BACKENDS

Analog inputs to DIGITAL BACKENDS Total Inputs to Digital backends are ; 30 Dish x 2 polarisations x 2 sidebands = 120 nos. Central Square Dishes : 14 West arm Dishes : 06 East arm Dishes : 05 South arm Dishes : & 175 Polarization

SAMPLER / ADC RACKs Digital backend has 2 Sampler / ADC RACKS Each RACK has 3 BINS. Each Bin has 10 CARDS Each card has 2 analog inputs. Each rack has 2 power supplies. One for Analog and other for Digital section of the cards to isolate the ground.

SAMPLER / ADC RACKs.

SAMPLER / ADC CARD Analog to Digital conversion PROBLEMS : INPUT CONNECTOR BECOMMING LOOSE. FIXED PERMANENTLY. IC ad589 BECOMMING BAD OFTERNLY. STOPPED POWER RESET TO RACKs WHILE CHANGING THE CARDS TO FIX PROBLEMS.

Delay – DPC RACKs. Digital backend has 2 Delay – DPC RACKs. Each RACK has 3 bins. Each BIN has 5 cards. Each card takes 4 Inputs. So each card handles both polarizations of USB & LSB.

Delay – DPC RACKs.

Delay – DPC CARD Delay correction & Data preparation. PROBLEMS : Fringe problem in BOTH SIDEBANDs and BOTH POLARIZATIONS. Replacing of converter ICs or POWER RESET to racks.

FX RACKs. Digital backend has 3 FX racks per SIDEBAND. Each rack has FFT, TRANSLATE & MAC BINs. FFT BIN has 10 FFT & 2 FFT control cards. TRANSLATE BIN has 5cards. MAC BIN has 11 MAC & 1 MAC control card. Each rack has one power supply of +/-5v,200/50A

FX RACKs. FX0 - DISH C0 - C4 & C5 - C10. FX1- DISH C11- C14-W1 & W2-W6. FX2-DISH E arm & S arm. Accumulation & Integration by MAC cards as per matrix chart.

FFT CARD 512 point Fast Fourier Tranform. PROBLEM : No fringe in one pol, one sideband. ASIC in the corr'g pipeline of the DB may be bad. No fringe in both pol. Dry solder or loose contact in the SMD connectors of the MB and DB. ASICs on DB may be bad.

Translate card Tranlate card makes four copies of the signals. PROBLEM : Self problem in one or two antenne. Chip resistors dry solder or loose contact of card in the bin.

MAC card Multiplication & Accumulation. PROBLEMS : Bad baselines : Corresponding ASIC, LATCH or CONVERTER IC may be bad or loose contact or problem in the cables. Or fuse may be blown off.

DAS & Controlling. DATA ACQUISITION from the FX racks of USB & LSB is done by the DAS card inside the CORRACQA & CORRACQB PC's. Controlling of the system like CONFIGURING, DYNAMIC UPDATION OF DELAY and FSTC is done from the CORRCTL PC.

Cards, ASICs and CABLEs Total cards used in the corr. system : = 277 TOTAL ASICs USED in the HARDWARECORR. SYSTEM is : FFT BINs & MAC BINs Sampler I/P – 120 nos. Delay DPC I/P – 120 nos. FX INPUT nos. FX racks -- 1 length : 84 nos. 6 length – 36 nos. 7 length : 54

CLOCK, STA INIT & PPM signals. 32 & 32.5 MHz clock signals generated by DDS unit. STA INIT signal of ms is generated by STAINIT card using clock. ONE MINUTE PULSE is generated by RUBIDIUM UNIT.

AC POWER Distribution & Earthing. Two UPS of 20 KVA used. UPS1 for USB. Load is of 35 Amps. UPS2 for LSB & common load. Total load is of 56 Amps. UPS1, UPS2, DC & CAGE earths.

Bad Baselines Total Baselines = n{(n(n-1)/2} Where n is the number of dish. Total number of baseline for 30 dish is 465. Bad baselines are mainly due to loose contact or bad cables or ASIC/ICs/FUSE blown off on MAC CARDS.

Delay – DPC BIN not configuring Problem in the corresponding BUS controller card in the Delay – DPC racks. Either loose contact of cables between BUS control card & BINS or bad converter ICs.

Instable or no fringe in both Sidebands This is mainly due to either configuration or dynamic delay updation problem in the FPGA of the Delay – DPC cards. Power reset to rack.

Pulsar Receiver Backends GAC (GMRT ARRAY COMBINER) combines the output from the FFT in the CORRELATOR. The phased Array output is formed by coherently combing the voltage signals from 30 inputs. Useful for observation of small sky area with high sensitivity. The Power output of the GAC is processed by IA section, which is useful for large scale pulsar search observations.

Corrupted Data output after few Blocks On general purpose interface PCB, CLOCK signal track was wired between FRC connector to the IC, but the original track wasn't cut. Even though there was no signal on the original track, it was picking up noise and data was getting corrupted after few blocks. By cutting the track, this problem fixed permanently.

Major breakdowns of system. In 1999 : Power supply failure : It was working for few hours and then it was becomming off. So after 2-3 attempts, it made series of damages to the system. So system was down for 3 days. In 2006 : Flat Bandshape : The problem found on the FFT card. Where few control word bits were misbehaving. Problem fixed permanently by putting filter capacitor. In 2008 : Phase Jumps : It found the phase of the DDS unit. Fixed it permanently.

Extreme cares to be taken 1. While changing the cables pins of the patch card may gets broke into the SIP sockets of the backplane. Whole backplane needs to be changed. 2. If there are any indication of power supply failure, change it without trying anything inside the rack. Otherwise it may cause series of cards/components failure. 3. Remove rings, watch while working on the rear side of the FX racks.

Analysis of CALLSHEETS PROBLEMs YEARs LOOSE CONTACT CABLES/CARDS. 2. SYSTEM CONFIG./ REBOOT TO RACKS/PCs. 3. CARD/COMPONENT/ CABLEs BAD/FAILED. TOTAL

* THANKS *