November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify.

Slides:

Advertisements

Similar presentations

Hughes/Winer Page 1 Ohio State Univ. RunIIb Review XFTIIB: Online Track Processor for CDF RunIIB Brian Winer/Richard Hughes Ohio State University CDF Collaboration.

Advertisements

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.

Shift Register Application Chapter 22 Subject: Digital System Year: 2009.

The Road Warrior: first use of the Pulsar for SVT Elena Pedreschi, Marco Piendibene, Franco Spinella The problem: 5/5 + XFT To raise efficiency SVT can.

Jan. 2009Jinyuan Wu & Tiehui Liu, Visualization of FTK & Tiny Triplet Finder Jinyuan Wu and Tiehui Liu Fermilab January 2010.

1 introduction FTK, which stands for Fast Tracker, is an upgrade for ATLAS detector aims to provide tracking information for level 2 trigger of ATLAS detector.

Introduction Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar

Ben Kilminster 11 Feb 2005; p.1 Cornell JC : CDF XFT Upgrade 3-D Upgrading the CDF Track Trigger to 3-D for High Instantaneous Luminosity Ben Kilminster.

Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:

Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar

OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.

A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.

1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.

SVT L.Ristori1 SVT Workshop July 22, 2003 Summary (1) Minimal upgrade for run IIb silicon –Detailed bit level format for hits from HF’s to Mergers needs.

Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)

Hardware & Software Needed For LAN and WAN

Lab 2: Capturing and Displaying Digital Image

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,

Algorithm / Data-flow Interface

XTRP Hardware Mike Kasten University of Illinois 2/24/00.

SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.

Areas For Review L3 Review of SM Software, 28 Oct The Charge From Jim’s with instructions for the review: “The time limit for this review.

Richard E. Hughes 20 July 2004; p.1 XFT 2B; Director’s Review Upgrade of the CDF Track Trigger for High Luminosity Running.

Data Handling Stephen Kaye Caltech Data Format in Pipeline 16 Bit data from ADC FPGA combines multiple conversions (subtract 5 reset, add.

Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

F February 5, 2001 Pixel Detector Size and Shape David Christian Fermilab.

17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.

The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.

Some Thoughts about Hits, Geometry etc Rob Kutschke, Hans Wenzel Fermilab March 13, 2007.

L2 Upgrade review 19th June 2007Alison Lister, UC Davis1 XFT Monitoring + Error Rates Alison Lister Robin Erbacher, Rob Forrest, Andrew Ivanov, Aron Soha.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

Domino Ring Sampler (DRS) Readout Shift Register

28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.

File Systems cs550 Operating Systems David Monismith.

XFT Upgrade for Run II Mike Kasten, Suzanne Levine, Kevin Pitts, Greg Veramendi University of Illinois Richard Hughes, Kevin Lannon Ben Kilminster, Brian.

B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.

Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.

December 16, 2005M Jones1 New Level 1 Track Triggers Outputs from SLAM provide lists of axial tracks plus associated stereo information Consider new Level.

Richard E. Hughes 21 September 2003; p.1 IEEE/NSS 2003 Portland, OR eXtremely Fast Tracker; The Sequel Richard Hughes, Kevin Lannon Ben Kilminster, Brian.

Quiz Week 8 Topical. Topical Quiz (Section 2) What is the difference between Computer Vision and Computer Graphics What is the difference between Computer.

Threshold Scan Inject various charges and histogram number of hits seen (occupancy plot) for each pixel Vcal (charge) from 0V to 200V (101 steps) For each.

L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.

Free Powerpoint Templates Page 1 Free Powerpoint Templates Network topology.

L2 CAL Status Vadim Rusu For the magnificent L2CAL team.

TOPIC 12 IMAGE SEGMENTATION & MORPHOLOGY. Image segmentation is approached from three different perspectives :. Region detection: each pixel is assigned.

Joint Commissioning (1) Data size issues Gene Flanagan Purdue University.

NewCHOD Firmware Chris Parkinson, University of Birmingham 16 th December

XTRP Software Nathan Eddy University of Illinois 2/24/00.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Proposal for a “Switchless” Level-1 Trigger Architecture Jinyuan Wu, Mike Wang June 2004.

3SFE611 Network Design Module Plan. Some Admin stuff Prerequisite is 3sfe518 I will go through the class list later to confirm the prerequisite. No exams.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

CTA Trigger and Integration Meeting, HU Berlin, /25/2016K.-H. Sulanke, DESY1 A Digital Trigger for CTA Cameras K.-H. Sulanke DESY.

Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.

Status of DHP prototypes

Initial check-out of Pulsar prototypes

2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.

Pulsar WG Meeting (C-J Lin)

eXtremely Fast Tracker; An Overview

FTK variable resolution pattern banks

The connected word recognition problem Problem definition: Given a fluently spoken sequence of words, how can we determine the optimum match in terms.

Front End Driver (FED) Crates and Racks +Tracker PSU racks

Connected Word Recognition

SVT detector electronics

The Road Warrior: first use of the Pulsar for SVT

XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.

Presentation transcript:

November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify lists of tracks based on L1 bits Other applications: –Sparsify list of segments passed to Level 2 –Barrel pointer for SVT Specification draft:

November 15, 2005M Jones2 Level 1/Level 2 XFT Interfaces Two main functionalities, each implemented using 3 Pulsar boards: –Segment List: concatenate segments from stereo finders and send to Level 2 –Track List: concatenate tracks from SLAM boards and send to various places Connected together as shown...

November 15, 2005M Jones3 It might be easier to look at the draft of the note...

November 15, 2005M Jones4 Track List path to Level 2 Track List Pulsars receive tracks from SLAM modules Sparsify based on Level 1 trigger bits –If no subsequent path requires lower p T tracks, don’t bother to send them to Level 2. Order tracks by φ, send to Level 2 merger Level 2 merger sends complete list, ordered by φ, to Level 2 using S-Link. How much faster is this?

November 15, 2005M Jones5 Track List path to SVT Similar to previous path to Level 2... Track List Pulsars receive tracks from SLAM modules Sparsify based on Level 1 trigger bits Order tracks by φ, send to SVT mergers using SVT cables and data format How much faster is this?

November 15, 2005M Jones6 Track List path for Barrel Pointer SLAM modules set bits corresponding to candidate SVX-II half barrels OR all masks from tracks selected based on Level 1 trigger bits Pass the resulting 6-bits per phi wedge to SVT by some convenient means, eg., copper serial link Possible performance still a bit unclear but can only improve on what we have now

November 15, 2005M Jones7 Track List to Segment List Pulsars One possible algorithm: –Sparsify tracks based on Level 1 trigger bits –For each track selected, set a bit for each possible stereo pixel in its road –Pass the resulting pixel masks to the Segment List Pulsars –Segment List Pulsars only send pixels in masked regions to Level 2

November 15, 2005M Jones8 Implementation Main prerequisite is the list of tracks out of SLAM –Good enough to start with axial XFT tracks with SLAM operating as Linker Output Module –Stereo confirmation with full SLAM implementation comes for free Need to provide lots of information in L2 buffers for commissioning/diagnostics Natural to implement in incremental stages

November 15, 2005M Jones9 Summary Please send comments or suggestions on the draft of the specification Should plan to distribute widely later this week.