Microprocessor, Programming & Interfacing Tutorial 2- Module 3.

Slides:



Advertisements
Similar presentations
Chapter 2 (cont.) An Introduction to the 80x86 Microprocessor Family Objectives: The different addressing modes and instruction types available The usefulness.
Advertisements

COMP 2003: Assembly Language and Digital Logic
Chapter 3 Addressing Modes
6-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Intel 8088 Addressing modes.
Lect 3: Instruction Set and Addressing Modes. 386 Instruction Set (3.4) –Basic Instruction Set : 8086/8088 instruction set –Extended Instruction Set :
Stack Memory H H FFFFF H FFFFE H SS 0105 SP 0008 TOS BOS BOS = FFFF = 1104F H H 1104F H.
Data Movement Instructions
Lecture 6 Machine Code: How the CPU is programmed.
Context Switch Animation Another one by Anastasia.
Context switch in Linux
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
1 ICS 51 Introductory Computer Organization Fall 2006 updated: Oct. 2, 2006.
Assembly Language Advantages 1. It reveals the secret of your computer’s hardware and software. 2. Speed. 3. Some special applications and occasions. Disadvantages.
ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 2: 80386DX Internal Architecture & Data Organization.
Microprocessor Systems Design I
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2013 Lecture 4: 80386DX memory, addressing.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2014 Lecture 4: x86 memory.
Web siteWeb site ExamplesExamples Irvine, Kip R. Assembly Language for Intel-Based Computers, Stack Operations Runtime Stack PUSH Operation POP.
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
Lect 4: Instruction Set and Addressing Modes. 386 Instruction Set (3.4)  Basic Instruction Set : 8086/8088 instruction set  Extended Instruction Set.
Monday, October 4 Assignment(s) due: Assignment #5: COMPLEMENT ARITHMETIC Assignment #6: DEBUG EXERCISES Quiz(zes) due:Quiz #5: Base Arithmetic Quiz #6.
Assembly Language for Intel-Based Computers, 4 th Edition Chapter 2: IA-32 Processor Architecture (c) Pearson Education, All rights reserved. You.
CDP ECE Spring 2000 ECE 291 Spring 2000 Lecture 7: More on Addressing Modes, Structures, and Stack Constantine D. Polychronopoulos Professor, ECE.
1 Fundamental of Computer Suthida Chaichomchuen : SCC
Code Generation Gülfem Savrun Yeniçeri CS 142 (b) 02/26/2013.
INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Faculty of Engineering, Electrical Department,
IA32 (Pentium) Processor Architecture. Processor modes: 1.Protected (mode we will study) – 32-bit mode – 32-bit (4GB) address space 2.Virtual 8086 modes.
ECE291 Computer Engineering II Lecture 3 Josh Potts University of Illinois at Urbana- Champaign.
UHD:CS2401: A. Berrached1 The Intel x86 Hardware Organization.
(-133)*33+44* *33+44*14 Input device memory calculator Output device controller Control bus data bus memory.
Chapter 2 Parts of a Computer System. 2.1 PC Hardware: Memory.
Computers organization & Assembly Language Chapter 1 THE 80x86 MICROPROCESSOR.
ECE291 Computer Engineering II Lecture 3 Dr. Zbigniew Kalbarczyk University of Illinois at Urbana- Champaign.
Intel 8086 (8088) Microprocessor Structure
X86 Assembly Language We will be using the nasm assembler (other assemblers: MASM, as, gas)
Chapter 2 The Microprocessor Architecture Microprocessors prepared by Dr. Mohamed A. Shohla.
Computer Organization & Assembly Language University of Sargodha, Lahore Campus Prepared by Ali Saeed.
Assembly Language Data Movement Instructions. MOV Instruction Move source operand to destination mov destination, source The source and destination are.
BITS Pilani Pilani Campus Pawan Sharma Lecture / ES C263 INSTR/CS/EEE F241 Microprocessor Programming and Interfacing.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Intel MP Organization. Registers - storage locations found inside the processor for temporary storage of data 1- Data Registers (16-bit) AX, BX, CX, DX.
The Microprocessor & Its Architecture A Course in Microprocessor Electrical Engineering Department Universitas 17 Agustus 1945 Jakarta.
CC410: System Programming Dr. Manal Helal – Fall 2014 – Lecture 4 - Assembler 1.
Assembly Language Addressing Modes. Introduction CISC processors usually supports more addressing modes than RISC processors. –RISC processors use the.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Chapter Overview General Concepts IA-32 Processor Architecture
Stack Operations Dr. Hadi AL Saadi.
Assembly language.
Microprocessor Systems Design I
Microprocessor Systems Design I
Anton Burtsev February, 2017
16.317: Microprocessor System Design I
Aaron Miller David Cohen Spring 2011
Microprocessor Systems Design I
Chapter 4 Data Movement Instructions
Basic Microprocessor Architecture
Assembly IA-32.
Basic of Computer Organization
8086 Registers Module M14.2 Sections 9.2, 10.1.
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures
32-bit instruction mode(80386-Pentium 4 only)
CS 301 Fall 2002 Computer Organization
The Microprocessor & Its Architecture
Tutorial No. 11 Module 10.
Computer Architecture CST 250
Addressing Modes MOV AX,BX Destination Source Data-Addressing Modes.
EECE.3170 Microprocessor Systems Design I
Computer Architecture and System Programming Laboratory
Presentation transcript:

Microprocessor, Programming & Interfacing Tutorial 2- Module 3

Question 1 The instruction MOV DS, 2300h gives an error. Why?

Question 2 For the following instructions determine the addressing mode and the Machine code. Assume instructions are in 16-bit mode of operation (Contd.)

1.MOV ECX,CC001267H 2.MOV AX,SI 3.MOV [SI],CL 4.MOV AX,CS:[DI+1000h] 5.MOV CL,[EDX+EDI] 6.MOV EAX,4020[BX+DI] 7.MOV BX,[EBX+2*ECX] 8.MOV BL,SS:[ECX] 9.MOV CX,CX

Question 3 (Contd.) CS =1000 H ES = 8000 H DS =A000 H SS =7000 H ESI = H EDI = H EBP = H EBX = H EAX = H ECX = H EDX = H

For the instructions given below determine the machine code, address & addressing mode. Processor is working 32-bit mode MOV [SI+100 H ],EAX MOV [EAX+2*EBX],CL MOV DX,CS:[EBX+4*EAX+1000 H ] MOV [BP+SI+2000 H ],CX

Question 4 Determine the instruction from the opcode assume the processor is working in 16-bit mode. All instructions are some form of MOV D B A 44 7D 02

Question 5- In an processor that is working in real mode and 16-bit mode CS =0000 H ES = F000 H DS=4000 H SS = 2000 H ESI = H EDI = H EBP = H EBX= H EAX= H ECX= H EDX= H (Contd.)

For the instructions given below determine the following: Memory Address, Addressing Mode and Machine Code. [Give Values only in Hex and treat instructions as separate individual instructions.] MOV ES: [1000 H ], AH MOV EAX, SS:[EBX+ 8] MOV CH,[SI+BP+100 H ] MOV EAX, [SI+BX] MOV AL, [EBX+8*ECX+20 H ]