ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June 2000 1 ROD Test Stand Lukas Tomasek LBL

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Lesson 4 0x Operating Systems.
Operating System.
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Operating-System Structures
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
1 PFP IPDR 2010/6/ Particles and Fields Package (PFP) GSE Timothy Quinn.
PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.
Operating System - Overview Lecture 2. OPERATING SYSTEM STRUCTURES Main componants of an O/S Process Management Main Memory Management File Management.
Data Communications and Computer Networks
1 Computer System Overview OS-1 Course AA
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Operating Systems.
Overview SAP Basis Functions. SAP Technical Overview Learning Objectives What the Basis system is How does SAP handle a transaction request Differentiating.
LKr readout: present and future R. Fantechi 30/8/2012.
1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Lesson 4 Computer Software
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
System Calls 1.
Operating System. Architecture of Computer System Hardware Operating System (OS) Programming Language (e.g. PASCAL) Application Programs (e.g. WORD, EXCEL)
ITEC 502 컴퓨터 시스템 및 실습 Chapter 8-1: I/O Management Mi-Jung Choi DPNM Lab. Dept. of CSE, POSTECH.
1 Lecture 20: I/O n I/O hardware n I/O structure n communication with controllers n device interrupts n device drivers n streams.
Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT Needs for Full User Evaluation Peter W Phillips Rutherford Appleton Laboratory.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
Online Calibration of the D0 Vertex Detector Initialization Procedure and Database Usage Harald Fox D0 Experiment Northwestern University.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
CE Operating Systems Lecture 3 Overview of OS functions and structure.
7. CBM collaboration meetingXDAQ evaluation - J.Adamczewski1.
OPERATING SYSTEM - program that is loaded into the computer and coordinates all the activities among computer hardware devices. -controls the hardware.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
Fall 2000M.B. Ibáñez Lecture 25 I/O Systems. Fall 2000M.B. Ibáñez Categories of I/O Devices Human readable –used to communicate with the user –video display.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
Fast Fault Finder A Machine Protection Component.
CIS250 OPERATING SYSTEMS Chapter One Introduction.
Source Controller software Ianos Schmidt The University of Iowa.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
I/O Organization Competency – C6. Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some.
بسم الله الرحمن الرحيم MEMORY AND I/O.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
LonWorks Introduction Hwayoung Chae.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
Written by : Oren Frenkel Intel Confidential ® C CD SDS.
Software and Communication Driver, for Multimedia analyzing tools on the CEVA-X Platform. June 2007 Arik Caspi Eyal Gabay.
ATLAS Pre-Production ROD Status SCT Version
Operating System.
Operating Systems (CS 340 D)
Exploring the Power of EPDM Tasks - Working with and Developing Tasks in EPDM By: Marc Young XLM Solutions
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ROD Test Stand Lukas Tomasek LBL

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Overview Test stand requirements and description Software status Testing plans and time scale Discussion

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Requirements Short term: - intitial testing and debugging the standalone ROD, - intitial running, system test, BOC and TIM setup. Long term: - production testing, - ROD maintenance.

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Test Stand hardware and software tools RODs, (TIM,...), VME crate with NI VME-MXI-2 card, PC with NI PCI-MXI-2 interface card, MS Windows NT (2000) operating system, National Instruments LabWindows/CVI 5.5 development software, and the application program (Host software).

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Test stand application program programming language ANSI C, programming style should follow “Coding rules” common for both the DSP and the Host side: the code is (=will be soon) shared in CVS repository (some parts common with DSP code). The software design should be relatively independent on the platform, so the main parts of the the code could be used in the future version of the RCC.

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Main application tasks: ROD initialization and configuration (RRFPGA, load program for DSPs, …) -> S-link setup, TIM setup; ROD control and data exchange/communication - “fast” CommandRegister commands; - “primitive” commands -> sending PrimitiveLists, - reading reply data (ReplyLists). checking ROD status (->and the all parts in the chain) - StatusRegister, - reading error, info, diagnostic information The primitives, input and output data formats, comm. registers, communication scheme are described in the “Communication Protocol”:

7 - Main data path - Commands, control signals - Status/error info - Handshake/synchronization signals ROD[n] MASTER DSP HPI VME PRIMITIVE LIST BUFFER_host [n] REPLY LIST BUFFER_host [n] ERROR BUFFER INFO BUFFER DIAGNOSTIC BUFFER REPLY LIST PROCESSING THREAD [n] TEXT BUFFERS PROCESSING THREAD [n] HOST CONTROL THREAD [n] PRIMITIVE LIST BUILDING THREAD [n] PRIMITIVE LIST BUFFER_host [n] REPLY LIST BUFFER_host [n] ERROR BUFFER INFO BUFFER DIAGNOSTIC BUFFER REPLY LIST PROCESSING THREAD [n] TEXT BUFFERS PROCESSING THREAD [n] HOST COMMUNICATION ROUTINE [n] HOST CONTROL THREAD [n] PRIMITIVE LIST BUILDING THREAD [n] PRIMITIVE LIST BUFFER_host [n] REPLY LIST BUFFER_host [n] ERROR BUFFER INFO BUFFER DIAGNOSTIC BUFFER REPLY LIST PROCESSING THREAD [n] TEXT BUFFERS PROCESSING THREAD [n] HOST COMMUNICATION ROUTINE [n] HOST CONTROL THREAD [n] PRIMITIVE LIST BUILDING THREAD [n] PRIMITIVE LIST BUFFER_host [n] REPLY LIST BUFFER_host [n] ERROR BUFFER INFO BUFFER DIAGNOSTIC BUFFER REPLY LIST PROCESSING THREAD [n] TEXT BUFFERS PROCESSING THREAD [n] HOST COMMUNICATION ROUTINE [n] HOST CONTROL THREAD [n] PRIMITIVE LIST BUILDING THREAD [n] PRIMITIVE LIST BUFFER_host [n] REPLY LIST BUFFER_host [n] ERROR BUFFER INFO BUFFER DIAGNOSTIC BUFFER REPLY LIST PROCESSING THREAD [n] TEXT BUFFERS PROCESSING THREAD [n] HOST COMMUNICATION ROUTINE [n] HOST CONTROL THREAD [n] PRIMITIVE LIST BUILDING THREAD [n] PRIMITIVE LIST BUFFER_host [n] REPLY LIST BUFFER_host [n] ERROR BUFF-host[n] INFO BUFF-host[n DIAGNOSTIC BUFF-host[n TEXT BUFFERS PROCESSING THREAD[n] LIST HANDLER [n] HOST CONTROL THREAD[n] PRIMITIVE LIST BUILDING THREAD[n] COMMON COMMUNICATION LOOP THREAD HIGHER INTELLIGENCE ( USER ) VME CRATE (RODs) TEST STAND SOFTWARE (HOST) C S S, S[n] C, C[n] REPLY LIST PROCESSING THREAD[n] USER VMECommandReg RODStatusReg Legend: PRIMITIVE LIST BUFFER HOST PROGRAM LAYOUT REPLY LIST BUFFER ERROR BUFFER INFO BUFFER DIAGNOSTIC BUFF MAIN PROCESS THREAD: - GUI (LabWindows), - HOST[n] SUPERIOR CONTROL, - HOST[n] STATUS/ERROR INFO, - CRATE CONTROL - CRATE STATUS/ERROR INFO C[N], S[n]

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Host - MasterDSP interface communication registers communication registers (direct VME access): VMECommand - host fast commands, communication handshake bits; write/read access from Host, only read from MasterDSP. RODStatus - status information, handshake bits; write/read from MasterDSP, read by Host. data buffers data buffers (VME-HPI access): PrimitiveListBuff - Host writes PrimLists, MasterDSP reads; ReplyListBuff - Master writes ReplyLists, Host reads.

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Software design single process multithreading application. Thread hierarchy(from the top): User - superior to everything (human being!), MainProcessThread (highest, can control all threads), HostControlThread[n] (can control all threads with the same index, if it has a permission from MainThread), the rest are just “working” threads responsible for low level data transfers to and from ROD, driven by synchronization signals.

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June MainProcessThread main program thread - creates the other threads, main task - interaction with the User (LabWindows GUI), - controls and provides info about the process and RODs(etc.) state. HostControlThread HostControlThread[n] controls and coordinates the execution of all commands specific for ROD[n], if authorized by MainThread. executes time consuming control tasks and procedures, which cannot be done in MainThread (GUI must be responsive!!), for example ROD initialization, standard testing routines...

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June PrimitiveListBuildingThread[n] “builds” PrimitiveList in the Host local mirror of the PrimitiveListBuffer according to the commands issued by Main or Control thread. when done - sends signal next to:CommonCommunicationLoopThread grants and distributes access to shared VME bus between all RODs in the crate on the “round robin” basis, reads and check RODStatusRegister.

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ListHandler[n] n = n + 1 n <= MaxN n = 1 Yes No ROD[n] enabled Yes No Start/Reset Read( RODStatusReg[n] ) VME ErrorBuffer Handler[n] InfoBuffer Handler[n] DiagnosticBuffer Handler[n] CommonCommunicationLoopThread

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ListHandler[n] data transfer and handshaking between ROD[n] and Host[n], i.e. sending PrimitiveLists to MasterDSP and ReplyLists back, the Host state machine implementation of the“Communication protocol”: IDLE POLL DspAck_ CLEAR POLL DspAck_SET WRITE PRIM_LIST READ OUT_MESSAGE ERROR primListRdy==1 DspAck==0 DspAck==1 && outListRdy==1 listHandlGoToIdle==1 RepListProcessBusy==0 DspAck==1 && outListRdy==0 inListRdy=1

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ReplyListProcessingThread[n] process ReplyList stored in the local buffer, i.e. checks the validity of the data (checksum, length, consistency with PrimitiveList etc.) and then sends out the data to the destinations (memory locations, files...). TextBuffersProcessingThread[n] process data (print to screen, save to file...) from the host local copies of error, info and diagnostic buffers. data transfer and handshaking between ROD[n] and Host[n], i.e. sending PrimitiveLists to MasterDSP and ReplyLists back, the Host state machine implementation of the“Communication protocol”:

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Current software status Has been done: implemented Communication Protocol - PrimitiveList and ReplyList communication, text buffers communication evaluated with EVM DSP module running real Master DSP software, communication in "multirod" environment simulated on PC and successfuly tested. To do (for initial tests): tune up communication part, improve error handling, implement primitives, common database, testing algorithms, ROD initialization,...

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June

ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June Testing plans initial ROD test (15 August 9am!), Debug path: - internal connectivity, - external signals (control links, data links). system tests, TIM, BOC, DAQ ? production TestStand, ->RCC,...