ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.

Slides:



Advertisements
Similar presentations
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Advertisements

Digital Design: Combinational Logic Blocks
Give qualifications of instructors: DAP
Encoders Three-state devices Multiplexers
Princess Sumaya University
Combinational Circuits
Documentation Standards
CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.
Programmable Logic PAL, PLA.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
CPEN Digital System Design
CS 151 Digital Systems Design Lecture 17 Encoders and Decoders
Documentation Standards Programmable Logic Devices Decoders
Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #2 Standard combinational modules: decoders, encoders and Multiplexers 1/3/2005.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #7 Intro to MSI PLDs and Decoders.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – MSI Circuit ENCODER With the aid of K-map (don’t care situation), we can get D 0 =
1 Designing with MSI Documentation Standards  Block diagrams first step in hierarchical design  Schematic diagrams  Timing diagrams  Circuit descriptions.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 1.
Combinational Logic Building Blocks
Chapter 3 Combinational Logic Design
Digital Logic Design Lecture 19. Announcements Homework 6 due Thursday 11/6 Recitation quiz on Monday, 11/10 – Will cover material from lectures 18,19,20.
Combinational Logic Chapter 4.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Combinational Logic Design
Combinational and Sequential Logic Circuits.
Microprocessor Address Decoding.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
CSET 4650 Field Programmable Logic Devices
1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)
1 Lecture 9 Demultiplexers Programmable Logic Devices  Programmable logic array (PLA)  Programmable array logic (PAL)
Combinational Design, Part 3: Functional Blocks
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Karnaugh maps for the binary full adder.
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
Chapter
CS151 Introduction to Digital Design
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Computer Architecture From Microprocessors To Supercomputers
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Decoders. A decoder is multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs. Input code with fewer bits than the.
Magnitude Comparator Dr. Ahmed Telba.
Chapter # 4: Programmable Logic
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
1 EE121 John Wakerly Lecture #5 Documentation Standards Programmable Logic Devices Decoders.
Digital Systems Section 11 Decoders and Encoders.
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
Decoders Zhijian John Wang. What are they? Overview of a decoder A device that reverses the process of an encoder Convert information from one format.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
This chapter in the book includes: Objectives Study Guide
Chapter # 4: Programmable Logic
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
This chapter in the book includes: Objectives Study Guide
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Combinatorial Logic Design Practices
Programmable Configurations
Ch 4. Combinational logic
13 Digital Logic Circuits.
Digital System Design Combinational Logic
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders

2 Previous… Programmable Logic Devices  PLAs  PALs

3 Decoder Multiple-input/multiple-output device. Inputs ( n ) are less than outputs ( m ). Converts input code words into output code words. One-to-One mapping : - Each input code produces only one output code. Input codes : - Binary Code - Your Code ! Output Codes 1-out-of-m code Gray Code BCD Code enable inputs

4 Binary Decoder n-to-2^n decoder : n inputs and 2^n outputs. Input code : n bit Binary Code. Output code : 1-out-of-2^n, One output is asserted for each input code. Example : n=2, 2-to-4 decoder Note “x” (don’t care) notation.

5 Binary 2-to-4 decoder

6 MSI 2-to-4 decoder Input buffering (less load) NAND gates (faster)

7 74x139 : Logic Symbol -Truth Table G Y0 Y1 Y2 Y3 A B Active Low Enable, Active Low outputs Truth Table Logic Symbol Inputs Outputs G_L B A Y3 Y2 Y1 Y0 1 x x G_L A B Y0_L Y1_L Y2_L Y3_L 1/2 74x139

8 Complete 74x139 Decoder

9 3-to-8 decoder

10 74x138 3-to-8-decoder symbol

11 Decoder cascading 4-to-16 decoder

12 More cascading 5-to-32 decoder

13 Implementing the Canonical Sum The binary decoder generates all minterms of n-variable logic function. The canonical sum ( sum of minterms ) of a logic functions is obtained by adding all minterms of that function: -Match the order of input bits -Activate Enable inputs Example : G2A Y0 Y1 Y2 Y3 A B Z Y 74x138 Y4 Y5 Y6 Y7 CX G2B G1 F +5V

14 Logic design using Decoders Advantages : - Flexibility - Multiple-output Logic functions Disadvantages : - Complexity : for large number of inputs ( 5-variable Function with 3 minterms ! F= AB’CD’E + A’BC’DE+A’BCDE’ ) A practical alternative : PLD’s

15 Decoder applications Microprocessor memory systems  selecting different banks of memory Microprocessor input/output systems  selecting different devices Microprocessor instruction decoding  enabling different functional units Memory chips  enabling different rows of memory depending on address Lots of other applications

16 Next… Encoders Reading Wakerly CH-6.5