Karnaugh Map. Simplifying Digital Circuits Reconsider the 1-bit full adder. The carry bit is But we can implement the function with a much simpler circuit:

Slides:



Advertisements
Similar presentations
Digital Circuits.
Advertisements

ECE 238L Computer Logic Design Spring 2010
Boolean Algebra and Reduction Techniques
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
Give qualifications of instructors: DAP
Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.
Boolean Algebra and Digital Circuits
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
1 Digital Logic Design Week 5 Simplifying logic expressions.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Optimization Algorithm
Digital Electronics Lecture 6 Combinational Logic Circuit Design.
DIGITAL LOGIC ELECTRICITY, GATES, COMPONENTS. DIGITAL LOGIC READING: APPENDIX C THROUGH C.3 The Student shall be able to: Define voltage, current, resistance,
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
Computer Science 101 Circuit Design - Examples. Sum of Products Algorithm Identify each row of the output that has a 1. Identify each row of the output.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Computer Engineering (Logic Circuits) (Karnaugh Map)
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
Computer Arithmetic, K-maps Prof. Sin-Min Lee Department of Computer Science.
The Karnaugh Map.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
Boolean Algebra and Reduction Techniques
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Chapter 2 Boolean Algebra and Minimization Techniques.
Designing Combinational Logic Circuits
The Karnaugh Map. K-map rules Draw the K-map. Remember to make sure that the adjacent rows/columns differ by only one bit. According to the truth table,
Karnaugh Maps (K-Maps)
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
THE K-MAP.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
K-maps and Decoders Prof. Sin-Min Lee Department of Computer Science.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
Logic Gates, Boolean Algebra and Karnaugh Maps
CHAPTER 1 : INTRODUCTION
Boolean Expressions Lecture No. 10.
Computer Architecture CST 250
Circuits & Boolean Expressions
Karnaugh Maps (K-Maps)
Digital Circuits.
Boolean Algebra.
Reading: Hambley Ch. 7 through 7.5
ECB2212-Digital Electronics K-Map
Digital Logic.
Principles & Applications
Laws & Rules of Boolean Algebra
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
Digital Circuits.
Circuits & Boolean Expressions
Computer Architecture
Digital Circuits.
Reading: Hambley Ch. 7 through 7.5
Presentation transcript:

Karnaugh Map

Simplifying Digital Circuits Reconsider the 1-bit full adder. The carry bit is But we can implement the function with a much simpler circuit: How to get there?

Simplifying digital circuit There are many methods. – Using boolean algebra – Using K-map – By just being really smart…

4 Boolean Algebra Laws A+A=A, A*A=A

Boolean Algebra To use Boolean algebra, note that CO= abc’+ab’c+a’bc+abc Now, – abc’+abc=ab(c’+c)=ab. – ab’c+abc=ac(b’+b)=ac – a’bc+abc=bc(a’+a)=bc – We used term abc three times because abc=abc+abc+abc!

K-map It is actually more convenient to use K-map to simplify digital circuits. K-map is a very mechanical procedure. Nothing fancy. It basically uses two rules: A+A=A, and AB+AB’=A.

K-map CO = ab + ac + bc ab c

K-map rules Draw the K-map. Remember to make sure that the adjacent rows/columns differ by only one bit. According to the truth table, write 1 in the boxes. Draw a circle around a rectangle with all 1s. The rectangle must have size 2,4,8,16…Then, reduce the term by writing down the variables that the values does not change. For example, if there is a rectangle with two 1s representing abc’ and abc, you write a term as ab. A term may be covered in multiple circles. The rectangle can wrap-around!

K-map F=a’bc’+a’bc+a’b’c+ab’c ab c

K-map F=a’bc’+a’bc+a’b’c+ab’c F=a’c+a’b+b’c ab c

K-map F=a’bc’+a’bc+abc’+abc+a’b’c ab c

K-map F=a’bc’+a’bc+abc’+abc+a’b’c F=b+a’c ab c

K-map F=a’bc’d+a’bcd+abc’d+abcd+a’b’c’d+abcd’ ab cd 11 10

K-map F=a’bc’d+a’bcd+abc’d+abcd+a’b’c’d+abcd’ F=bd+a’c’d+abc ab cd 11 10

Design a selector? I need a circuit that takes two input bits, a and b, and a selector bit s. The function is that if s=0, f=a. if s=1, f=b.

Selector sabf

K-map F=s’ab’+s’ab+sa’b+sab sa b

K-map F=s’ab’+s’ab+sa’b+sab F=s’a+ab sa b

In MIPS processor