SOC Design Lecture 8 AHB-Based SRAM Controller. Youpyo DGU SRAM Controller Design Let’s design AHB-compatible SRAM Controller.

Slides:



Advertisements
Similar presentations
Lecture 4 Z80 Introduction Hong, You Pyo, DGU 1. Youpyo DGU Z80 Z80 is one of the most simple 8-bit microprocessor developed at 80’s. Z80 does.
Advertisements

SOC Design Lecture 6 HREQ and HGRANT. Kyungoh Park & Youpyo Hong, DGU Multi Master & Single Slave(MM & SS) Multiple masters cannot access the same slave.
Memory II Computer Architecture and Design Lecture 4.
Lecture 30 CSE 331 Nov 13, To be strictly enforced For the rest of the semester on Fridays SUBMIT your HOMEWORKS by 1:10 PM.
© Nintendo Game Document Game Development - Spring
Welcome to CS680! Tue Thu 7pm - 8:15pm :-(
Lecture 33 CSE 331 Nov 20, Homeworks Submit HW 9 by 1:10PM HW 8 solutions at the end of the lecture.
Lecture 5 CSE 331 Sep 11, HW 1 out today Will be handed out at the END of the lecture Read the homework policy document carefully START EARLY! ©ehow.com.
Generate a clock pulse clk inp outp
ENEE 408C Lab Capstone Project: Digital System Design Spring 2006 Class Web Site:
1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names.
ECE 448 – FPGA and ASIC Design with VHDL Lecture 15 External SRAM.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 26: Project Overview Prof. Sherief Reda Division of Engineering, Brown University.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
Chap. 2 Hierarchical Modeling Concepts. 2 Hierarchical Modeling Concepts Design Methodologies 4-bit Ripple Carry Counter Modules Instances Components.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
SOC Design Lecture 4 Bus and AMBA Introduction.
SOC Design Lecture 1 Overview of SOC.
Introduction to Computer Architecture & Design Computer Architecture and Design Lecture 0.
EMT1111 Logic and Problem Solving Dr. José M. Reyes Álamo Lecture 1.
ASIC Design Final project requirement - 1 Mid-term project requirement –Write a complete spec of MSDAP Introduce the application Analyze the application.
Logic Design Computer Architecture and Design Lecture 1.
1CADENCE DESIGN SYSTEMS, INC. Cadence Proposed Transaction Level Interface Enhancements for SCE-MI SEPTEMBER 11, 2003.
SoC Verification HW #2 TA: Wei-Ting Tu Assignment: 04/12/06
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Digital System Design Course Introduction Lecturer :吳安宇 Date : 2005/2/25.
SOC Design Lecture 9 SRAM vs. NOR Flash. Taehyun Kim & Youpyo Hong, DGU SRAM vs. NOR Flash There are asynchronous SRAM and synchronous SRAM. Our SRAM.
CSCI 6231 – Final Lecture Additional Resources and Topics.
EL 402Spring Ilker Hamzaoglu1 EL402 VLSI System Design II Spring 2009 Instructor: Ilker Hamzaoglu MDBF 1037 Teaching Assistant:
MINI PROJECT GUIDELINES. OBJECTIVE The objective of this mini project is to let the students apply the programming knowledge into a real- world situation/problem.
EE573 Introduction to VLSI Systems. Course Objectives (Target Expertise) –Extraction of specification of embedded systems and SoC therein –Methodology-based.
MAT 1234 Calculus I Section 2.7 Rates of Change in Natural and Social Sciences
Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 4: Testing, Dataflow Modeling Spring 2009.
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
Fundamentals of Software Engineering. Instructor: Dr. Kal Bugrara Office: Snell Engineering, Rm 267 Office Hours: Sat: 12:00-2:00 pm Phone
SOC Design Lecture 2 Lecture Goal. YOUPYO HONG, DGU Our Final Goal in This Course is To Design AHB-compatible SRAM controller.
1 Memory Test - Debugging Test Vectors Without ATE Steve Westfall Director Visual Testbench Engineering Summit Design Inc.
SOC Design Lecture 5 AMBA Signals. Youpyo DGU AMBA Bus Types.
Lecture 0 Overview Hong, You Pyo, DGU 1. Y. Hong Microprocessor A semiconductor device that contains a CPU (Central Processing Unit) and peripherals In.
Lab. on Finite State Machine
BIL 104E Introduction to Scientific and Engineering Computing
Lecture 10 Circuit Basics of Microprocessor
Lecture 14 Z80 Application Program
& Microwave Engineering
Lecture 15 Line Tracer Hong, DGU.
Warm up – Solve by Completing the Square
RTL Design Methodology
Computer Architecture and Design Lecture 6
שילוב קורסים לפיתוח מיומנויות למידה במכללה להנדסה
All Programmable FPGAs, SoCs, and 3D ICs
Physics 101: Lecture 29 Exam Results & Review
Computer System Design (Processor Design)
Verification Reuse Simple (relatively) reuse: Difficult reuse
10:00.
SystemC Tutorial.
Modeling #5 - The Cab Control Problem
Floating Point Hardware and Algorithms
Teaching Functional Verification – Course Organization
Implementing Combinational
RTL Design Methodology
Lecture 11 Z80 Instruction Hong DGU.
Move this box to see the hints (there are two hints for this code)
Warm up Reflect C(-5, -3) over the y-axis.
RTL Design Methodology
Advisor: Jin-Fu Li TA: Shin-Yo Lin
WARM UP ..….. Expand each log32x6y A. B. C..
WARM UP ..….. Expand each log32x6y A. B. C..
Skills Check Factoring (after the HW Check)
Solve by Substitution 2x + y = 7 3x + 3y = - 3.
Presentation transcript:

SOC Design Lecture 8 AHB-Based SRAM Controller

Youpyo DGU SRAM Controller Design Let’s design AHB-compatible SRAM Controller.

Youpyo DGU HW #4 The most important skill in engineering is to identify the required steps to accomplish the final goal. Make a good Verilog Design (Coding and Simulation) Homework as a fist step to accomplish our final goal which is AHB-compatible SRAM-controller. Submit the block diagram of the DUT and Testbench for the HW. 즉, 아래에 그려진 AHB 호환 SRAM 컨트롤러를 만들기 위한 사전 연습으로, 어떤 DUT 와 Testbench 를 코딩하여 시뮬레이션 하면 될까요 ? 그 DUT 와 Testbench 에 대한 블럭도를 그려서 제출하는게 이번 과제입니다.