Thinning and Interconnection DEPFET Meeting, Valencia, Sept. 2010 1 Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups.

Slides:



Advertisements
Similar presentations
H.-G. Moser Max-Planck-Institut für Physik MPI Semiconductor Laboratory (Halbleiterlabor: HLL) Common project of the: Max-Planck-Institut fuer Physik (Werner.
Advertisements

2nd Open Meeting of the SuperKEKB Collaboration, KEK, March 2009 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Sensor R&D and Prototyping - Status -
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.

3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
20th RD50 Workshop (Bari)1 G. PellegriniInstituto de Microelectrónica de Barcelona G. Pellegrini, C. Fleta, M. Lozano, D. Quirion, Ivan Vila, F. Muñoz.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
Status and outlook of the Medipix3 TSV project
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
Plans for Demonstrator Flip Chip Bonding GTK meeting 9/12/08 1.
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
Fabian Hügging – University of Bonn – February WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
Hybrid Integrated Circuit
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
P. Riedler- GGT Meeting 3/4/20061 Status of Sensor Irradiation and Bump Bonding P. Riedler, G. Stefanini P. Dalpiaz, M. Fiorini, F. Petrucci.
Dummy and Pad Chips Needed for various activities (interconnection tests, mass tests, assembly,…) Production of masks, processing, thinning and dicing.
Foundry Characteristics
Silicon detector processing and technology: Part II
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
News on microstrip detector R&D —Quality assurance tests— Anton Lymanets, Johann Heuser 12 th CBM collaboration meeting Dubna, October
Thermo-mechanical petal status Sergio Díez Cornell 23Jan 2015.
Low Mass Rui de Oliveira (CERN) July
LCWS08, Chicago, November 2008 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Active Pixel Sensors - Status and Plans - Ladislav Andricek for the DEPFET.
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
RD50 funding request Fabrication and testing of new AC coupled 3D stripixel detectors G. Pellegrini - CNM Barcelona Z. Li – BNL C. Garcia – IFIC R. Bates.
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
Construction and Status of the Origami Module Prototype C. Irmler, M. Friedl HEPHY Vienna.
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
Giulio Pellegrini 27th RD50 Workshop (CERN) 2-4 December 2015 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona 1 Status of.
Module Radiation Length. Goals Estimate the expected radiation length of a module, based on the design and measurements on as-built modules Determine.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
Spanish Linear Collider Meeting, Valencia, December 2012 Ladislav Andricek, MPI für Physik, HLL 1 DEPFET APS for future collider applications -Status and.
Particle Physics School Colloquium, May C. Koffmane, MPI für Physik, HLL, TU Berlin  DEPFETs at ILC and Belle II  Module Concept  results with.
7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.
The medipix3 TSV project
News on Mechanical Design Dirk Wiedner July /4/20121Dirk Wiedner Mu3e meeting Zurich.
(Chapters 29 & 30; good to refresh 20 & 21, too)
VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 1 pilot module assembly - lessons learned -
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
6 th Belle PAC, KEK, February 26 and PXD - EVO, 5/March/2012 Ladislav Andricek, MPI für Physik, HLL 1
Hans-Günther Moser, PXD PXD Summary 1 PXD Sessions: Highlights 1)Sensor production 2) EMCM (& bump bonding) 3)System Simulations 4)Power Supplies and Services.
Jelena Ninković Testing PXD6 - summary and plans Jelena Ninkovic for the HLL team.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -
ELECTRICAL MULTI-CHIP MODULE testing status 3 rd Belle II PXD/SVD Workshop and 12 th International Workshop on DEPFET Detectors and Applications Wetzlar,
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
TILC08, Sendai, March DEPFET Active Pixel Sensors for the ILC Marcel Vos for the DEPFET Collaboration (
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Ladder Assembly - Conceptual design of jigs -
PXD ASIC Review, July 2015 Ladislav Andricek, MPG Halbleiterlabor Belle II PXD ASIC Review, the 2 nd …….. 1.
SOI for Belle II PXD DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups 
1 Test of Electrical Multi-Chip Module for Belle II Pixel Detector DPG-Frühjahrstagung der Teilchenphysik, Wuppertal 2015, T43.1 Belle II Experiment DEPFET.
1 May, 2009 Ladislav Andricek, MPI für Physik, HLL Interconnection Sensor - ASICs SuperBelle (and ILC) Ladder: -: MCM – ASICs in different technologies.
Giulio Pellegrini 12th RD50 - Workshop on Radiation hard semiconductor devices for very high luminosity colliders, Ljubljana, Slovenia, 2-4 June 2008 Report.
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Testing PXD6 - testing plans
New Mask and vendor for 3D detectors
Thinning and Plans for SuperBelle
The CSOI approach for integrated micro channels
Hybrid Pixel R&D and Interconnect Technologies
The SOI Issue – Material for PXD9
PXD Summary Tests PXD9 Pilot Production ASICs Components Plans:
Sensor Wafer: Final Layout
Thin Planar Sensors for Future High-Luminosity-LHC Upgrades
Report from CNM activities
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Presentation transcript:

Thinning and Interconnection DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups  preparations for PXD6 thinning  on module interconnection (3 rd metal layer)  CNM Project  Cu Process at HLL

Reminder: thermal and mechanical samples DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL Goals: -: practice back-etching (50 µ) -: provide samples for thermal mock-ups (integrated heaters …) -: test the micro joint between the half-ladders

Micro joint between half-ladders DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: butt-joint between two half-ladders -: reinforced with 3 triangular ceramic inserts at the frame -: about 2x300µm dead area per ladder Very first glued samples  more on that in Martin’s talk (I guess….)

Micro joint between half-ladders DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL gravity effect = Δy/2

The issue with laser dicing DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: All (!!) big half-ladders broke during laser dicing   support bar brakes, and the crack goes a few millimeters into the “sensitive” region -: the bigger 1 st layer ladders in one piece are all okay -: the small gluing test samples as well

The reason and the cure … DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: 1 st cut on etched side, wafer fully supported -: 2 nd cut on top side, support only in thick area -: if thin area is large compared to supported area  force on thin support bar  stress and break!!! Vacuum Laser 1 st cut Laser 2 nd cut support chuck  Do it the other way around!! The result was impressive: all ladders perfectly cut without losses!! Vacuum Laser 1 st cut support chuck Laser 2 nd cut support chuck

Thin Silicon Ladders with heaters - Inventory DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL Two Wafers are already diced (the mounting holes are unfortunately at the wrong place) : -: a few 1 st layer ladders (no split) have been sent to Carlos M., one more left at HLL -: 2 pairs of 1 st layer and 4 pairs of 2 nd layer half ladders ready to be joined (MPI???) -: 3 wafers left undiced, dicing scheme can be modified to correct for the mounting hole mistake Please contact me, if you need samples for your mock-up!!!

Preparations for PXD6 etching DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: Expect first PXD6 Wafers to be ready for back etching next week -: Tests with the PXD6 layout using Al dummy wafer have started -: 5 wafer with PXD6 front side Al prepared -: 2 of those etched from the back side now  We are ready to start with the first PXD6 wafer with the full stack of layers (oxide, 2 poly, nitride, 2 alu..) It will be an exiting week!!! Keep your fingers crossed …

DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL Copper Layer and Interconnection

New Project with CNM Barcelona DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: a new project with CNM, Barcelona, (Enric Cabruja) has been started -: project is divided in three parts: I. provide “sensor” samples with two metal layers (Al and Cu) II. ASIC dummies (DCDB and SwitcherB) with eutectic PbSn bumps III. Bump bonding of ASIC dummies to “Sensor” -: work sharing: HLL:  mask design  provide passivated Al samples of both, the Sensor and the ASIC wafers on std. material CNM:  Cu electro-plating of the sensor wafer  bumping of the ASIC wafer  dicing of the wafers and bump bonding of the ASCIs to the sensor substrate -: time line: finish in the first quarter of : status: - layout done (together with the XFEL group) - Al lithography of both wafer types (4 sensor and 6 ASIC wafer) finished, - expect BCB passivation to be finished by the end of October

“Sensor” and “ASIC” wafer DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL “sensor” wafer : two second layer half-modules with DCD, SwitcherB and flex cable landing pattern “ASIC” wafer : ~140 bumped DCDB and ~ 140 SwitcherB chips DCDB landing SwitcherB landing Flex lead landing pattern Comb structure Al-Cu “SwitcherB “ “DCDB”  Practice bump bonding, flex attachment, rework, etc. on real size ladders

UBM Process and 3 rd Metal Layer at HLL DEPFET Meeting, Valencia, Sept Sputter Ti:W und Cu (externally at the beginning) 2.Lithography: thick photo resist 3.Thru mask EP: 3-5 um Cu, ca. 2-3 um Sn 4.Resist strip 5.wet etch Cu (FeCl 3, HCl..) 6.wet etch Ti:W: (H 2 O 2 with additives)  Fountain plater for Cu and Sn,  etch baths for seed layer removal,  solvent wet bench Basic processes installed last week! 12 Ladislav Andricek, MPI für Physik, HLL The UBM and 3 rd metal layer are essentially part of the DEPFET production and need to be installed at the HLL!

1 st Cu/Sn Wafer at the HLL DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL

A few numbers.. DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: Cu thickness: 5 µm -: Sn thickness: ~2 µm -: homogeneity over the wafer < 5% -: line/spacing of the traces < 5/5

Summary o Fabrication of Belle II PXD thin samples with integrated heaters is finished. Please tell me how many of which type you need. The half ladders are ready for the joining procedure. o Final preparations for PXD6 thinning done, we are ready to receive the first PXD6 wafers for thinning and further processing. o A new project with IMB-CNM was launched. Bumped ASICs (DCD and Switcher) and real size Belle II PXD ladders with Cu landing pads will produced at CNM. CNM also offered to use their flip chip equipment for the bump bonding tests. o The Cu (and Sn) electro-plating line as well as the processes have been installed at HLL with very good first results. The optimization of the process is ongoing. Next steps: o finalize wafers for CNM project o back etching of PXD6, contact etching at the back side and metallization of the back o after some optimization of the Cu-process, the electro-plating line at the HLL will be ready for the production of the first thin Cu-plated ladders. These can then be used to practice bump bonding on the thin material. DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL

Backup slides follow DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL

More tests, some issues, and the next steps DEPFET Meeting, Valencia, Sept Contact resistance too high:  4.4 Ω per contact (20 µm diameter) Sheet resistance actually not that bad:  11.8 mΩ/sq for 2.2 µm Cu (measured on various test structures) Bulk resistivity of Cu 1.7µΩcm  ideal sheet resistance for this thickness: 8 mΩ/sq Technology optimization: a.New tests at CNM 2010 b.Install electroplating line at MPI HLL  Understand and solve contact issue  Improve etch process  Optimize annealing process after Cu plating 17 Ladislav Andricek, MPI für Physik, HLL

Reverse currents, before and after, both wafer DEPFET Meeting, Valencia, Sept PiN diodes on std.. Wafer, 450 µm thick fully depleted Before Copper PiN diodes on SOI Wafer, 50 µm thick fully depleted Before Copper 18 Ladislav Andricek, MPI für Physik, HLL

Material budget – measured!! Mass of a 1 st layer ladder including EOS, Si only: 1.10 g Mass of a 2nd layer ladder including EOS, Si only: 1.24 g Mass in the sensitive region only, 1 st layer, 90x15 mm 2 :0.36 g ρ Si =2.33 g/cm 3  eq. Si thickness in sensitive area:120 µm X 0 (Si)=9.36 cm  Radiation length in the 1 st layer:0.125 %X 0 (Silicon only) TDR: %X 0 (50 µm top, 450 µm frame) TDR says: sensitive region:0.053 % silicon frame:0.076 % % The rest are the Switchers, copper layer, and bumps.. DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL

Alu resistors on thin Silicon – a closer look DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL -: Three regions with separate biasing of resistors Per half-ladder: 1: thinned sensitive region 6x900 Ω (L1) 8x900 Ω (L2) 2: Switcher 6x250 Ω 3: DCD/DHP Region 1xR175 Ω -: One common line per half-ladder -: off-ladder connection at thick EOS via thin wire attached with Ag adhesive -: wafers ready for dicing this week Thin area

Why Copper? -: There are three types of ASICS on the ladder: DCD (UMC, 0.18), DHP (IBM, 90nm), and Switcher (AMS-HV, 0.35) -: Interconnection ASICs-Sensor by bump bonds (solder bumps, SnAg and SnAgCu) DCD and DHP will be delivered with bumps (pitch ~200 µm), Switcher is bumped in-house at Uni Heidelberg on chip level (solder jetting) -: for the bump bond process we need a solderable landing pad on the sensor substrate  install Cu/Sn process at HLL -: Bump bonding (flip chip) will then be done at Uni Heidelberg and/or CNM (Barcelona) -: the Cu layer is effectively a 3 rd metal on the sensor – ρ(Cu) / ρ(Al) ≈ 0.63  low impedance wiring layer and additional routing freedom (C. Kreidl, Uni Heidelberg) DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL

Reminder: thin mechanical samples o on mechanical grade SOI Wafers, no electrical functionally o for mechanical and thermal studies and evaluation of micro-joint  fully Al coated on top wafer, back-thinned 50 micron top, Belle-II PXD layout  Al layer structured  resistors as heaters … ,78 DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL