USOP for Belle2 Slow controls A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’ and INFN – Sez. di Napoli A. Anastasio, G. Tortone INFN – Sez. di Napoli.

Slides:



Advertisements
Similar presentations
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Advertisements

LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
UNIVERSITA’ DEGLI STUDI DI NAPOLI FEDERICO II Luigi Cimmino November 12 th, Tokyo INTERNATIONAL WORKSHOP ON MUON & GEO-RADIATION PHYSICS FOR EARTH.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
MotoHawk Training Model-Based Design of Embedded Systems.
Electrical and Computer Engineering SMART GOGGLES To Chong Ryan Offir Matt Ferrante James Kestyn Advisor: Dr. Tilman Wolf Preliminary Design Review.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Kabuki 2800 Critical Design Review 19 October 2006.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
New Features of APV-SRS-LabVIEW Data Acquisition Program Eraldo Oliveri on behalf of Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer] NYC,
® ChipScope ILA TM Xilinx and Agilent Technologies.
Washing Machine SolutionsAffordable Intelligent Motion SenseTile Hardware Design Review 1 CASL, UCD, 12 December Confidential mSemicon & UCD 29/08/2015.
Power Supply Controller Architecture
A modern NM registration system capable of sending data to the NMDB Helen Mavromichalaki - Christos Sarlanis NKUA TEAM National & Kapodistrian University.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Page 1 ADAM-6000 Web-enabled Smart I/O Γιάννης Στάβαρης Technical Manager Ιούνιος 26, 2007.
Jonathan Yitzchaki David Michaeli Instructor: Ina Rivkin Spring
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
JCOP Workshop September 8th 1999 H.J.Burckhart 1 ATLAS DCS Organization of Detector and Controls Architecture Connection to DAQ Front-end System Practical.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
The IT700 PIM only supports up to network layer, all other above layers must be executed by other processor. Therefore in the PLC control network two types.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
1Auger - North / October 2005 J-M.Brunet, S.Colonges, B.Courty, Y.Desplanches, L.Guglielmi, G.Tristram APC Laboratory – CNRS / IN2P3.
LCLS Undulator Positioning Control System Shifu Xu, Joseph Xu, Josh Stein Control Group, AES/APS, ANL June 15, 2006.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
Understanding Data Acquisition System for N- XYTER.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
NIOS II Ethernet Communication Final Presentation
Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga r.
By V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos.
ATLAS ATLAS DCS B.Hallgren, CERN EP/ ATI PRR CERN 4 March the Embedded Local Monitor Board ELMB Design description of the Embedded Local Monitor.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
W.Skulski Phobos Workshop April /2003 Digital Pulse Processor DDC-8 (Universal Trigger Module) for PHOBOS. Wojtek Skulski University of Rochester.
AT91 Products Overview. 2 The Atmel AT91 Series of microcontrollers are based upon the powerful ARM7TDMI processor. Atmel has taken these cores, added.
Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
CompactLogix Controllers Portfolio
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
A Networked Control/Data Acquisition System Based On The ColdFire Microprocessor. Abstract Nose Cone Colorimeter Control (N3C) is a highly dynamic system.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Voice Controlled Robot by Cell Phone with Android App
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
M. Bellato INFN Padova and U. Marconi INFN Bologna
Test Boards Design for LTDB
Baby-Mind SiPM Front End Electronics
SCADA for Remote Industrial Plant
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Baby-Mind SiPM Front End Electronics
Controlling Sensors Efficiently with MCUs
PERSPECTIVE ON MICROWAVE MONITOR AND CONTROL INTERFACES
Combiner functionalities
Command and Data Handling
Presentation transcript:

uSOP for Belle2 Slow controls A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’ and INFN – Sez. di Napoli A. Anastasio, G. Tortone INFN – Sez. di Napoli Belle-II Italia – Napoli - Dec. 17 th, 2014

Overview uSOP: micro Service Oriented Platform Application Examples Integration of uSOP in Belle2 Status and Plans Conclusions 2

Micro Service Oriented Platform Specs: – Cortex A8 1GHz (Sitara) – 2 GB Flash – 512 MB RAM 3 A single-board computer Runs Linux Flexible: Ethernet, I2C, SPI, RS232, USB Low power: 2W Inexpensive: 100EUR Derived-from and compatible-with BeagleBoneBlack open source system All HW/SW for BBB con be reused with uSOP 16cm 10cm USB (device) Ether- net RS232 I2C SPI JTAG USB (host)

Full Remote Management 4 UART0 RST, boot Console, bootloader Auxiliary Ethernet for remote control over IP for: – Power cycle – µP RST – Boot mode selection UART over IP: – UART0 console – Bootloader – Flashing Linux OS on eMMC Based on Freescale MCF5208, running uC- Linux More tasks can be implemented (watchdog, controls, …) power uP

uSOP Usage 5 I2C, SPI, JTAG, UART, USB Your sensor/device here Extreme flexibility Large interface portfolio: can be connected to virtually any sensor/device Can even program external devices via JTAG Endless possibilities, will see just a few examples e.g. HV/Sensor/FPGA/ADC/DAC

Application Examples 6

Sensor Read-Out uSOP supports protocols for remote data acquisition via field busses (I2C, SPI, JTAG, …) Example for temperature readout in Belle2 ECL: LTC2499 ADC – 8 ch. diff or 16 ch. single ended – 24-bit, ΣΔ architecture – 50/60 Hz line noise filter – 7.5 Hz sampling Rate – On-chip Temperature sensor – I2C interface 7 ADC I2C uSOP

High-Voltage Control uSOP will be interfaced with custom Roma3 HV supply, such to provide a complete slow control path for APDs power supply HV control could be adjusted in real-time according to temperature measurement 8 Linear Regulator To APD Current limit ADC DAC I2C Roma3 HV supply uSOP

JTAG Programming 9 uSOP does not have FPGA on board (in this version), however can be used to program remote devices Xilinx JTAG State Machine implemented in SW Performance: – TCK 500 KHz – Kintex7 XC7K325T programming takes around 3 min (91,548,896 bits,, ̴87MB, ̴0.5 MB/s) TCK TDI

Integration in Epics for Belle-II 10

uSOP + EPICS + CSS Belle-II slow controls require uSOP to be compatible with Epics and CSS Epics: Experimental Physics and Industrial Control System – Open Source software tools and libraries for real-time control systems (particle accelerators, telescopes, other large scientific experiments) CSS: Control System Studio – graphical development enviroment for handling remote sensors and actuators, fully compatible with Epics As a proof of concept, we have designed a basic DAQ and control application with uSOP, EPICS and CSS 11

 Reading a Thermistor EPICS on uSOP reads out the ADC via I2C and applies SH, B and lookup algorithms Data is displayed on a remote PC running CSS Noise floor is continuously evaluated, effective N-of-Bits calculated 12 SH - lookup table SH – B parameter Steinhart – Hart (SH)  = 670nV FWHM = 1.5  V 24 effective bits SH – B parameter SH – lookup table +/ C Steinhart -Hart Equation

Reading  P ADC Sitara has an on-chip 12bit SAR ADC with 8ch mux EPICS on uSOP also reads out the ADC on the  P In this case, the 103AT-2 thermistor is read out single-ended 24bit (  ) and 12bit (SAR) readouts are compared (both SH) Latest LTC2983 Linear ADCs is going to be supported – Embedded linearization with 0.1°C Accuracy 13  (24bit) – SAR (12bit) SAR (12bit)

 ADC Dashboard Simple GUI to program the ADC features: – Sampling speed 1x 2x – Noise rejection 50Hz 60Hz both – On-chip T probe 14

Status and Future Plans 15

uSOP Design status HW 4 prototypes fully assembled: working ‘right away’: – uP, RAM, Flash  – I2C, RS232, JTAG, ADC  – USB, Eth0  PCB rework needed for : – uSD – Remote management – Safe uP boot To be done: – RAM delays fine tuning and calibration – SPI test 16 SW porting completed: – uBoot (via UART, uSD, Flash)  – Linux Debian on eMMC – I2C, SPI, ADC libraries  – JTAG state machine  To be done – Booting via Eth0 (if needed) – Power-up and boot remote management GUI (now, via command line)

uSOP+ ? uSOP could be enhanced by adding a flash ADC, such to have a waveform digitizer Would require a redesign, adding a FPGA for real-time data processing (e.g. numerical filters?) Not the baseline Possible ADC candidate: TI 16DX370 17

Conclusion uSOP is a small single-board computer for the slow controls of the Belle2 Forward Calorimeter… … yet, it is general enough to be deployed in other subdetectors collegues from other subdetectors can contact us if interested fully customizable and flexible to operate with different sensors through different protocols four prototypes have been assembled and successfully tested EPICS and CSS software environments have been tested in a simple case study : temperature monitoring newer version with FPGA and Flash-ADC (uSOP+) ? 18

Backup 19

Case Study: reading thermoresistors Semitec 103AT-2 (NTC) Thermistors used in Belle, to be used in Belle2. Many thanks to Miyabayashi-san for providing samples

lookup table -> Steinhart-Hart 21 Function T SH (°C) = f(R) ========================= T SH R(Ohm) Tcal Maximal error= at temperature=-10.0 SEMITEC 103AT-2 function (x)steinhart_hart =============== (x)Steinhart-Hart coefficients A = e-04 B = e-04 C = e-06 D = e-07 1/T (°K) = A + B*ln(R) + C*ln(R) 2 + D*ln(R) 3 21

– 8 ch. diff or 16 ch. single ended – 24-bit, ΔΣ architecture – 50/60 Hz line noise filter – 7.5 Hz sampling Rate – Direct Sensor Digitizer (both low and high output impedance) – On-chip temperature sensor – I2C interface, up to 27 ADCs per chain 22 Power, I2C  ADC – LTC2499

Testing ADCs uSOP can be directly interfaced with the DC1012A-A board available from Linear Technology for performance evaluation uSOP behaves like I2C master and supplies power 23 Sensor inputs Sensor inputs Power, I2C