1 DATA I/O CONFIDENTIAL The Algorithm Story 2 DATA I/O CONFIDENTIAL What is a Programming Algorithm ? Definition: A set of Instructions that define the.

Slides:



Advertisements
Similar presentations
1 DATA I/O CONFIDENTIAL Reliability and Quality in Mission Critical Programming Data I/O Corporation One bent component lead in a mission- critical electronics.
Advertisements

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
Networking Essentials Lab 3 & 4 Review. If you have configured an event log retention setting to Do Not Overwrite Events (Clear Log Manually), what happens.
Flash storage memory and Design Trade offs for SSD performance
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Embedded System Lab. What is an embedded systems? An embedded system is a computer system designed for specific control functions within a larger system,
1 DATA I/O CONFIDENTIAL Device Support Updates and Improvements Why Annual Support?
Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
Multi-DNC Data Collection/Monitoring
Wafer Level Packaging: A Foundry Perspective
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
120/MAPLD 2004 Maintaining Data Integrity in EEPROM’s Ed Patnaude Maxwell Technologies San Diego, Ca.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
The Fastest Flash Programmer on the Planet
Yinglei Wang, Wing-kei Yu, Sarah Q. Xu, Edwin Kan, and G. Edward Suh Cornell University Tuan Tran.
Digital I/O Connecting to the Outside World
®. Founded in 1991 Industry Leader: Offers industry’s widest range of programming solutions including: low- cost Universal programmers, High performance.
Yu Cai1, Erich F. Haratsch2 , Onur Mutlu1 and Ken Mai1
AP900 Automated Programming System System General Corp. Introduction of System General AP900 Desktop Automated Programming System.
General FPGA Architecture Field Programmable Gate Array.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
Oppenheimer Technologies Rick King Jonathan Creekmore.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
INTEGRATED CIRCUIT LOGIC FAMILY
XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®
NetVuze Precision Network Meter standalone, easy to use, networked with data logging.
Guide to Linux Installation and Administration, 2e 1 Chapter 9 Preparing for Emergencies.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
XELTEK Committed to Excellence. Company Overview Founded in 1991 Industry Leader: –Cost effective programming solutions for memory, µC and PLD –Programming.
Lecture 16: Storage and I/O EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014, Dr.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
J. Christiansen, CERN - EP/MIC
Topics of presentation
Memory and Storage Dr. Rebhi S. Baraka
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
RL78 Code & Dataflash.
EE3A1 Computer Hardware and Digital Design
Life cycle services for automation products
CHAPTER-2 Fundamentals of Digital Logic. Digital Logic Digital electronic circuits are used to build computer hardware as well as other products (digital.
 The End to the Means › (According to IBM ) › 03.ibm.com/innovation/us/thesmartercity/in dex_flash.html?cmp=blank&cm=v&csr=chap ter_edu&cr=youtube&ct=usbrv111&cn=agus.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Flex v5.3 Release Presentation June CONFIDENTIAL2 Release v5.3 – April 2008 Notable Features Manage master PCB with multiple assembly variations.
Data Retention in MLC NAND FLASH Memory: Characterization, Optimization, and Recovery. 서동화
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
Computer Architecture Chapter (5): Internal Memory
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
발표자 : 이재신 발표 일시 : Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand.
1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.
Home automation using Arduino & ‘PIR sensor’
Managing Multi-User Databases
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
SCADA for Remote Industrial Plant
Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Introduction to Operating System (OS)
Cypress PSoC 3 vs. TI UCD90160 Power Supervision Applications
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
General Presentation 2012.
EEL 3705 / 3705L Digital Logic Design
Chapter 9: IOS Images and Licensing
Chapter 10: IC Technology
Director, Futura Apsol Pvt. Ltd.
XILINX CPLDs The Total ISP Solution
Chapter 10: IC Technology
Cloud Consulting Services and Solutions
Chapter 10: IC Technology
Presentation transcript:

1 DATA I/O CONFIDENTIAL The Algorithm Story

2 DATA I/O CONFIDENTIAL What is a Programming Algorithm ? Definition: A set of Instructions that define the digital timing via current and voltage levels to program data into a “specific” device. HARDWARE BLANK DEVICE CUSTOMER DATA FILE PROGRAMMED DEVICE END PRODUCT PROGRAMMING SPECS PROGRAMMING ALGORITHM WAVEFORMS

3 DATA I/O CONFIDENTIAL Who Specifies the Algorithms? NAND Flash - (Micron, Samsung, Toshiba, Hynix) NOR Flash - (Spansion, Macronix, Micron) Microcontrollers - (ST Micro, NXP, Freescale, Infineon, Renesas) The Semiconductor Vendors

4 DATA I/O CONFIDENTIAL Why do Algorithms Change? Enhanced Algorithms Increase Programming Speeds and Maximize Throughput SuperBoost for FlashCORE III Programmers SuperBoost is a field-upgradeable enhancement for FlashCORE III programmers that re-architects and optimizes the programming engine without making any hardware changes. Designed to optimize programming speed for high density devices such as eMMC and embedded SD devices, SuperBoost allows customers to program some devices at theoretical maximum speed for the devices.

5 DATA I/O CONFIDENTIAL Why Does Silicon Change? 75 % of all Changes The Semiconductor Vendor Enhances a Device for One or More of the Following Reasons. Reduction of die size Increase device speed Improve data retention Addition of new features Reduce cost to manufacture Improve programming speed Improve programming yields Rewrite of spec to correct errors Change in the silicon fabrication process TODAY’s SILICON ENHANCEMENTS RESULT IN THE RELEASE OF A NEW DEVICE

6 DATA I/O CONFIDENTIAL What is a Flash Memory Cell? Each memory cell consists of a single transistor, with an additional “floating” gate that can store electrons The NAND Flash memory cell is a floating gate transistor with a charge stored in the gate which corresponds to logic (0) for programmed or logic (1) for blank/erased. Erasing the cell removes the negative charge carriers producing a: logic “1” Writing accumulates negative charge carriers at the floating gate producing a: logic “0” in the cell Bit Line P-substrate Source N-Type Source N-Type Floating Gate Control Gate Word Line Program Erase Programmed Erased

7 DATA I/O CONFIDENTIAL Capacitive Discharge Curve Correct Cell Margin ThresholdVoltage Years Data Loss Premature Data Loss Semi-vendors guarantee 10/yrs

8 DATA I/O CONFIDENTIAL What Causes Floating Gate Charge Loss? Oxide Insulator Floating Gate e- e- e- e- Oxide Insulator N-Type P-Type Substrate SourceDrain Gate Leakage Current Power Supply Fluctuations Temperature Changes Incorrect Programming Algorithms not written to spec. IC Manufacturing Defects

9 DATA I/O CONFIDENTIAL Failure Mechanisms Early Life Failures Insufficient floating gate charge causes data retention failures and intermittent data loss Data Loss Oxide is broken down by electric fields until floating gate discharges through weak location Charge Retention Damaged gate oxide caused by electrons trapped in SIO2 barrier can cause transistor parameter shifts and device malfunctions N Select Gate SiO2 Insulator SiO2 Floating Gate e- Source So urc Sourc Drain e- N Gate Select Gate Voltage MOS Cell Current Data Loss V Thres 1 Unprogrammed Programmed 4.8V 5.2V 5.2V Vcc MAX Operating Parameters ParametersOperating Cell Margin

10 DATA I/O CONFIDENTIAL Correct Cell Margin Ensures Reliable Device Operation Cell margin must be correct to insure –long term data retention –proper device operating characteristics Incorrectly programmed devices may fail –during programming - scrap components –board test- scrap boards –functional test- scrap systems –in the field- product field failures

11 DATA I/O CONFIDENTIAL Cell Margin Validation on FlashCORE by a Semiconductor Vendor Cell Margin is Everything!!! Cell margin is the amount of storage stored on the floating gate This test validates proper programming of the TMS470MSF542PZ on Data I/O’s FlashCORE Programming Engine. Every cell passed with full charge validation

12 DATA I/O CONFIDENTIAL Signal Integrity Matters Burn-in sockets not designed for room temperatures –low force pinching motion Oxides build up over time  low conductivity –False read and verify errors –Spurious VCC and GND noise transition Pogo pins have benefits –can apply direct force –can pierce oxides easier –oxides don’t accumulate as quickly –don’t physically wear out as fast Why Should You Care? –socket quality is one of the biggest issues with programming –consumables add up for the customer! –adapter insertions are tracked by Data I/O software –fewer failures = higher throughput = lower cost per part

13 DATA I/O CONFIDENTIAL Why Quality Matters Mission critical refers to any factor of a system (equipment, process, procedure, software, etc.) whose failure will result in the failure of business operations. That is, it is critical to the organization's 'mission'. Electronic systems in which hardware or software failure has the potential for loss of life or the abortion of a critical mission span a wide range of industries; including automotive, mil/aero, medical electronics, and pharmaceutical manufacturing. Electronics manufactures for mission critical applications choose Data I/O programming equipment, for quality, dependability, reliability and service.

14 DATA I/O CONFIDENTIAL How Much Does A Programming Failure Cost? Component Scrap Costs Rework Board Costs Cost to Scrap Board Rework System Field Failure Costs Production Down Time Cost Shortened Product Life Cycle Damage to Company Reputation Loss of Market Share Loss of Contract

15 DATA I/O CONFIDENTIAL Where is the Failure Detected? Board Test Board Assembly Programming System Assembly Functional Test In the Field

16 DATA I/O CONFIDENTIAL What Does Data I/O Do?

17 DATA I/O CONFIDENTIAL Data I/O Writes Quality Algorithms Rely on 40 years of experience in designing programming environments Work with the semiconductor vendors in advance to resolve problems before they occur in a production environment If problems do occur we provide a crucial link between the semiconductor vendor and the customer

18 DATA I/O CONFIDENTIAL High Insertion Count (HIC) Socket Expected insertion life 250,000 insertions per socket Typical yields are 99.5% or higher Pogo pin style connection with the device solder balls Heavy spring clamp for very long life Exclusive Data I/O technology Supports BGA, QFP, and SO TSOP, QFN, MLF packages High Yield & Long Life Solid Pin Contact = Clean Signals = Quality Programming Data I/O Offers High Insertion Count Sockets

19 DATA I/O CONFIDENTIAL Data I/O Provides Universal Device Support Device Support –eMMC (Samsung, Micron, Toshiba, Hynix…) –NAND/ONE-NAND (Samsung, Micron, Toshiba, Hynix…) –NOR (Spansion, Macronix, Micron…) –SPI (Micron, Spansion, Macronix…) –EPROM (Atmel, STM, Spansion…) –MICROS (Atmel, Renesas, Freescale, Microchip, Infineon, STM, TI..) –LOGIC (Lattice, Xilinx, Atmel, Altera, Actel) Largest Programming Services Provider in Germany uses Data I/O only Over 12 years of continuous new device support based on customer requests

20 DATA I/O CONFIDENTIAL Data I/O’s FlashCORE Ensures Quality Programming You have an edge with Data I/O FlashCORE™ –New devices need new waveform generation –FPGA based system optimizes programming algorithms quickly –Example: Flash Boost → Flash Super Boost, Serial Boost (Serial Devices) –New : NOR Boost (reduce verify time from 26.5 to 5.9 sec) for a 512Mbit device NOR Boost increases the verify/blankcheck speed to MByte/sec. –Data I/O programmers are field upgradeable Speed, Flexibility, Extensibility –Fast erase/program/verify –FPGA controlled waveforms –Same FlashCORE™ programming “engine” across platforms

21 DATA I/O CONFIDENTIAL Data I/O Algorithm Contracts Algorithm updates are available on the web for contract customers NOR Boost upgrades upon request Most recent new algorithms posted Algorithms posted daily Programming times available online Factory QC testing of algorithms prior to release Play it Safe

22 DATA I/O CONFIDENTIAL TaskLink Provides monitoring of RoadRunner and PS programming systems anywhere in the world on the same network – view statistics and system utilization. DataMapper A standalone utility for merging multiple data files into a single programming image. NAND Flash Bad Block Schemes A library of utilities for managing Bad Block in NAND memory devices. Serial Number Server A software utility that manages unique serial numbers for devices during manual or automated programming via a network connection to a server. Enhanced Yield Programming Controls Customer-selected controls and limits for programming operation retries to improve first-pass programming yields. FIS Track FIS Track automates the collection and export of programming results. Collected data includes time and date, job name, socket adapter number, programming algorithm, and error information. FIS Remote FIS Remote gives you remote monitoring of PS Systems and RoadRunner3 along with remote control of RoadRunner3 commands, whether the RoadRunner3 is located in your factory or in another country. Data I/O Software Solutions Secure Data Management Users can export pre-defined encrypted programming JOBs to specific RoadRunner units located around the world. The image file is decrypted only when delivered to the specified RoadRunner unit, identified by its serial number.

23 DATA I/O CONFIDENTIAL Version Control A software utility for PS series handlers allowing users to archive system configurations for recall purposes. Users can re-create a PS configurations from the past to replicate a prior Programming JOB. Remote Monitoring Provides monitoring of RoadRunner and PS programming systems anywhere in the world on the same network – view statistics and system utilization. Enhanced Statistical Process Control Adds customer-selectable syntax specifications to job logs for export to external statistical software tools. PERFORMANCE PAK for PS388/PS588 AUTOMOTIVE PERFORMANCE PAK for PS388/PS588 Confirm Input Device Validates bar-code or text when loading a new reel of devices, before starting the JOB. (ensures the new reel of devices matches that of the selected Job) Tape Label Generator Uses TaskLink Software to create text and graphic labels for programmed device output to reels for traceability.

24 DATA I/O CONFIDENTIAL USA Germany India Global Service and Support Structure Data I/O Engineering and Service Facilities Data I/O Distributor Service Facilities ~60 Trained Field Service and Support Engineers Worldwide HQ -Redmond, WA Mexico China Germany Data I/O Worldwide Service and Support