EE222 Winter 2013 Steve Kang Lecture 5 Interconnects and Clock Signaling Open systems interconnect (http://en.wikipedia.org/wiki/OSI_model)

Slides:

Advertisements

Similar presentations

A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.

Advertisements

Christopher LaFrieda and Rajit Manohar Computer Systems Laboratory Cornell University Reducing Power Consumption with Relaxed Quasi Delay-Insensitive Circuits.

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 5 Programmable.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.

(Neil west - p: ). Finite-state machine (FSM) which is composed of a set of logic input feeding a block of combinational logic resulting in a set.

Power Reduction Techniques For Microprocessor Systems

NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.

Power Modeling and Architecture Evaluation for FPGA with Novel Circuits for Vdd Programmability Yan Lin, Fei Li and Lei He EE Department, UCLA

Low-Power CMOS SRAM By: Tony Lugo Nhan Tran Adviser: Dr. David Parent.

Fall 2006, Nov. 28 ELEC / Lecture 11 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis: High-Level.

10/13/05ELEC / Lecture 131 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

An Efficient Chiplevel Time Slack Allocation Algorithm for Dual-Vdd FPGA Power Reduction Yan Lin 1, Yu Hu 1, Lei He 1 and Vijay Raghunathan 2 1 EE Department,

Lecture 16: Power Reduction Techniques November 5, 2013 ECE 636 Reconfigurable Computing Lecture 16 Power Reductions Techniques for FPGAs.

Multiplexers, Decoders, and Programmable Logic Devices

Architectural Power Management for High Leakage Technologies Department of Electrical and Computer Engineering Auburn University, Auburn, AL /15/2011.

Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported.

HARP: Hard-Wired Routing Pattern FPGAs Cristinel Ababei , Satish Sivaswamy ,Gang Wang , Kia Bazargan , Ryan Kastner , Eli Bozorgzadeh   ECE Dept.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

Phase Locked Loops Continued

Yulei Zhang1, James F. Buckwalter1, and Chung-Kuan Cheng2

ALL-DIGITAL PLL (ADPLL)

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.

Yehdhih Ould Mohammed Moctar1 Nithin George2 Hadi Parandeh-Afshar2

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Circuit design for FPGAs: –Logic elements. –Interconnect.

12004 MAPLD: 140Jong-Ru Guo Jong-Ru Guo, C. You, M. Chu, K. Zhou, Jin-Woo Kim, B.S. Goda*, R.P. Kraft, J.F. McDonald Rensselaer Polytechnic Institute,

Power Reduction for FPGA using Multiple Vdd/Vth

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.

Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

Robust Low Power VLSI R obust L ow P ower VLSI A Charge Pump Based Receiver Circuit to Reduce Interconnect Power Dissipation Aatmesh Shrivastava.

Delay Locked Loop with Linear Delay Element

ICECS 2010 First Order Noise Shaping Time-to-Digital Converter

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

Guy Lemieux, Mehdi Alimadadi, Samad Sheikhaei, Shahriar Mirabbasi University of British Columbia, Canada Patrick Palmer University of Cambridge, UK SoC.

Introduction to FPGAs Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

EE5970 Computer Engineering Seminar Spring 2012 Michigan Technological University Based on: A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

Basics of Energy & Power Dissipation

1 Carnegie Mellon University Center for Silicon System Implementation An Architectural Exploration of Via Patterned Gate Arrays Chetan Patel, Anthony Cozzie,

1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO.

Patricia Gonzalez Divya Akella VLSI Class Project.

Copyright Agrawal, 2007ELEC6270 Spring 09, Lecture 71 ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Power Analysis: High-Level Vishwani.

1 Field-programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits Andy Gean Ye University of Toronto.

Click to edit Master title style Progress Update Energy-Performance Characterization of CMOS/MTJ Hybrid Circuits Fengbo Ren 05/28/2010.

© PSU Variation Aware Placement in FPGAs Suresh Srinivasan and Vijaykrishnan Narayanan Pennsylvania State University, University Park.

ECE 506 Reconfigurable Computing Lecture 5 Logic Block Architecture Ali Akoglu.

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

LOW POWER DESIGN METHODS

EE222 Winter 2013 Sung Mo (Steve) Kang Office BE235 Phone Cell Office BE C Course website

Lecture 15 Sequential Circuit Design

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Instructor: Dr. Phillip Jones

Multiple Drain Transistor-Based FPGA Architectures

Topics Circuit design for FPGAs: Logic elements. Interconnect.

FPGA Glitch Power Analysis and Reduction

Off-path Leakage Power Aware Routing for SRAM-based FPGAs

A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P

Chapter 3b Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Prof. Lei He Electrical Engineering Department.

Presentation transcript:

EE222 Winter 2013 Steve Kang Lecture 5 Interconnects and Clock Signaling Open systems interconnect (

t w L H U= supply voltage scaling

power-delay product

Average noise power Derivation on the next slide

Derivation of Optimal Buffer Insertion

Level Buffering

Twisted wire idea

E=equalizing sw P=precharging sw

Capacitively Driven Wires R Z

Pierre-Emmanuel Gaillardon, Davide Sacchetto, Shashikanth Bobba, Yusuf Leblebici, Giovanni De Micheli EPFL-LSI, Lausanne, Switzerland GMS: Generic Memristive Structure for Non-Volatile FPGAs International VLSI-SOC Oct. 9, 2012

The FPGA Organization CLB SB CLB SB CLB … … … … … … … … … … … … … … … …… … … …… … … … N BLEs I BLE N.. DFF Clk... LUT K Memories (Routing) Memories (Logic) Routing resources inN outW inS inE inW

FPGA: Where to play ? Lin et al., 2007 Area reduction Delay reduction Memory area 14% 8% 43% 35% LogicMemory Interconnects + buffers + MUXs Memory Logic Block (LB) Routing Resources (RR) 20% 80% 40%60% Area Delay Power 8% 35% 43% Routing costs

GMS-based Configuration Node Programming Scheme GMS-based Programming Need to address all the nodes uniquely Use of standalone memory inspired architecture

GMS-based Routing Multiplexer Structure Multi-stage Multiplexers are based on pass-gates –Memristor = Non-Volatile Switches –Replacement of all the Pass-Gates –Non-Volatile Routing MUX –Performance improvement Multi-stage Multiplexers paths are complementarily selected –GMS-based operation !

GMS-based MUX: Electrical Characterization Memristors demonstrate low R ON values –As low as 20Ω –CMOS 45nm R ON is around 4kΩ (Min. n-type transistor from NANGATE) GMS-based MUX introduces memristor in the datapath Pt/TIO 2 /PT HSPICE simulator PTM 45nm CMOS model

GMS-based Configuration Node: Performance Results Compared to baseline Flash technology, Compact solution: Structure –Reduction of the memory FE footprint to only 1 transistor Faster writing operation: memristor technology Lower leakage power: memristor technology Cell Elements Area [F 2 ] Write time [ns] Prog. Energy [pJ] Leakage at 1V [nW] SRAM5T Flash cell2T ReRAM1T2R (Pt/TiO 2 /PT) 2 (Cu/TiO 2 /Pt) Flash vs. ReRAM -x 3x 16.6x 8.3x 0.2 – x 105

FPGA Final View CLB SB CLB SB CLB … … … … … … … … … … … … … … … …… … … … N BLEs I BLE N.. DFF Clk... LUT K Memories (Routing) Memories (Logic) Routing resources inN outW inS inE inW = GMS-based Configuration Nodes= GMS-based MUXs

FPGA architecture : Results Area reduction up to 8% –Slight reduction due to the programming circuits Delay reduction up to 73% –Low On resistance in data paths  100Ω wrt. 4kΩ (Pt/TiO 2 /Pt) Toolflow ABC – T-VPACK – VPR MCNC Benchmarks  CLB Leakage power reduction to 10%  No leakage current in the MUXs  Further improvements are expected

Red indicates inverted data p=1 if inverted

Additional References for Energy Saving C. W. Kim and S. M. Kang, “A low-swing clock edge-triggered flip- flop,” IEEE Journal of Solid-State Circuits, vol.37, no.11, pp , Nov Lowers power consumption through reduced clock voltage swing and at the same time improving throughput by outputting using both edges of the clock signal. K. W. Kim, K. H. Baek, N. Shanbhag, C. L. Liu, and S. M. Kang, “Coupling-driven signal encoding scheme for low-power interface design,” IEEE International Conf. on Computer-Aided Design, San Jose, CA, Nov. 5-9, 2000, pp To avoid the Miller effect, signal encoding is used to reduce transitions in interface circuits

Intel NoC-based 80 Core Programmable Processor

CLOCK- Block diagram of a Phased Locked Loop (PLL) phase freq. detector Charge pump loop filter

Harmonic and Relaxation Oscillator

Voltage Controlled Oscillator

All-Digital PLL Time-to-digital converter Digital loop filter delay cell