The Annealing Algorithm Revisited L.P.P.P. van Ginneken DigiPen Institute of Technology.

Slides:



Advertisements
Similar presentations
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Advertisements

State Space Representation and Search
An Introduction to Channel Routing
Neural and Evolutionary Computing - Lecture 4 1 Random Search Algorithms. Simulated Annealing Motivation Simple Random Search Algorithms Simulated Annealing.
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
Applying Machine Learning to Circuit Design David Hettlinger Amy Kerr Todd Neller.
1 Chapter 5 Advanced Search. 2 Chapter 5 Contents l Constraint satisfaction problems l Heuristic repair l The eight queens problem l Combinatorial optimization.
MAE 552 – Heuristic Optimization Lecture 6 February 6, 2002.
Placement 1 Outline Goal What is Placement? Why Placement?
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 21: April 15, 2009 Routing 1.
Routing 1 Outline –What is Routing? –Why Routing? –Routing Algorithms Overview –Global Routing –Detail Routing –Shortest Path Algorithms Goal –Understand.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
3.3 Multi-Layer V i+1 H i Channel Routing Presented by Zulfiquer Md. Mizanur Rhaman Student # p.
Simulated Annealing 10/7/2005.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
Hard Optimization Problems: Practical Approach DORIT RON Tel Ziskind room #303
EDA (CS286.5b) Day 7 Placement (Simulated Annealing) Assignment #1 due Friday.
3.3 Multi-Layer V i+1 H i Channel Routing Presented by Md. Shaifur Rahman Student #
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
A Specialized A* Algorithm. Specialized A* Algorithm As soon as a goal node is found, we may stop and return an optimal solution. In ordinary A* algorithm,
CSE 242A Integrated Circuit Layout Automation Lecture: Floorplanning Winter 2009 Chung-Kuan Cheng.
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
ECE 506 Reconfigurable Computing Lecture 7 FPGA Placement.
Elements of the Heuristic Approach
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
9/4/ VLSI Physical Design Automation Prof. David Pan Office: ACES Detailed Routing (I)
Copyright R. Weber Search in Problem Solving Search in Problem Solving INFO 629 Dr. R. Weber.
Travelling Salesman Problem: Convergence Properties of Optimization Algorithms Group 2 Zachary Estrada Chandini Jain Jonathan Lai.
Placement by Simulated Annealing. Simulated Annealing  Simulates annealing process for placement  Initial placement −Random positions  Perturb by block.
1 IE 607 Heuristic Optimization Simulated Annealing.
Simulated Annealing.
Global Routing.
Graphical models for part of speech tagging
ALIGNMENT OF 3D ARTICULATE SHAPES. Articulated registration Input: Two or more 3d point clouds (possibly with connectivity information) of an articulated.
10/7/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 6. Floorplanning (1)
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
1 Chapter 5 Advanced Search. 2 Chapter 5 Contents l Constraint satisfaction problems l Heuristic repair l The eight queens problem l Combinatorial optimization.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Simulated Annealing.
Computing Missing Loops in Automatically Resolved X-Ray Structures Itay Lotan Henry van den Bedem (SSRL)
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Non-Slicing Floorplanning Joanna Ho David Lee David Omoto.
Mathematical Models & Optimization?
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 13: March 3, 2015 Routing 1.
Detailed Routing مرتضي صاحب الزماني.
Introduction to Simulated Annealing Study Guide for ES205 Xiaocang Lin & Yu-Chi Ho August 22, 2000.
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
An Introduction to Simulated Annealing Kevin Cannons November 24, 2005.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 16, 2011 Placement II (Simulated Annealing)
2/27/ VLSI Physical Design Automation Prof. David Pan Office: ACES Detailed Routing (II)
1 Floorplanning of Pipelined Array (FoPA) Modules using Sequence Pairs Matt Moe Herman Schmit.
Metaheuristics for the New Millennium Bruce L. Golden RH Smith School of Business University of Maryland by Presented at the University of Iowa, March.
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 21: November 28, 2005 Routing 1.
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
Scientific Research Group in Egypt (SRGE)
Heuristic Optimization Methods
VLSI Physical Design Automation
ESE535: Electronic Design Automation
ECE 556 Project Presentation
Sequence Pair Representation
Optimization with Meta-Heuristics
Detailed Routing مرتضي صاحب الزماني.
VLSI Physical Design Automation
A. Stammermann, D. Helms, M. Schulte OFFIS Research Institute
Presentation transcript:

The Annealing Algorithm Revisited L.P.P.P. van Ginneken DigiPen Institute of Technology

Outline Channel Routing The Annealing Schedule The Annealing Algorithm The state space

Beginnings January 1982: Yoshimura & Kuh –Horizontal & Vertical Constraint Graphs –Node merging May 1983: Kirkpatrick, Gelatt & Vecchi –Chip placement for TCM –Global routing –Traveling Salesman Sept-Nov 1982: my 1st EDA program –Annealing based channel router

Horizontal Constraints Wire segments are nodes Edge if segments overlap aa abbcc de ed c d e a b

Vertical Constraints Directed graph Based on columns “Segment b must be above a” Cycles aa abbcc de e d d b a

State Space Assigning wire segments to tracks c a b d e

State Space Problems Lots of illegal states –Overlapping Segments Lots of illegal moves –Moving from one legal state to another may require moving a lot of segments Forbid illegal states? –and illegal moves Penalize illegal states?

Solution: Solution space is order (sequence) of wire segments Move: Swap two segments in sequence –Easy to get from legal state to legal state Fewer illegal moves –Horizontal constraints can't cause illegal states –Vertical constraints can cause illegal moves

“Compaction” Compaction process to assign wire segments to tracks Maintains sequence Takes some run time Needed to find number of tracks

Sequence to routing Compaction step

Floor planning Uses two modules sequences Easy to swap modules Estimates of wire length –Not terribly accurate Convert to real floor plan by slicing Floorplan design using simulated annealing. Proc. IEEE Int. Conf. Computer-Aided Design. (Santa Clara, Nov , 1984) ICCAD '84. IEEE Computer Society,

Experiments with Annealing Sample problem: Traveling Salesman

Is Annealing Run Time Efficient?

The Annealing Schedule Control parameter Starting value Stop Criterion Step size Number of iterations

How slow is slow enough?

Tuning the control parameter Time consuming Problem instance dependent Not a “real algorithm” Needs to be automated to become an “Annealing Algorithm”

Chain Statistics t = control parameter (temperature) E = mean score H = accessibility (entropy) σ = standard deviation of score

Mean Score

Two regions Weak control t>T –Score density behaves as normal distribution Strong control t < T –Distribution limited by lower bound

Score Densities

Standard Deviation

Accessibility

Aggregate functions t > Tt < T E(t) σ(t) σ∞σ∞ H(t)

Stop Criterion Further improvement possible Improvement already realized

Begin Temperature t b >> σ Step size Starting Temperature 2kσ t

Structure of the move set Choice of state space and move set Rough or smooth State space plots Traveling salesman problem Reverse vs swap

Swaps

Reversals

Min # of iterations Compare the “size” of the distribution (accessibility) with the rate of dispersion

Min # of iterations

Bibliography Floorplan design using simulated annealing. Proc. IEEE Int. Conf. Computer-Aided Design. (Santa Clara, Nov , 1984) ICCAD '84. IEEE Computer Society, Annealing: the Algorithm. Research Report RC 10861, IBM, Yorktown Heights, NY Stop criteria in simulated annealing. Proc.IEEE Int. Conf. Computer Design. (Rye, Oct.2-6, 1988), ICCD '88. IEEE Computer Society, The Annealing Algorithm. Kluwer Academic, Dordrecht An inner loop criterion for simulated annealing. Physics Letters A. 130, 8–9 (July 1988), 429–435.