OATS - An Example of LCOD Organic Aerosol Thermal desorption chemical ionization mass Spectrometer David Thomson NOAA Aeronomy Lab October 19, 2006 ALARM.

Slides:



Advertisements
Similar presentations
DAQmx下多點(Multi-channels)訊號量測
Advertisements

Programmable Interval Timer
CENTURION™ (C4-SERIES) Erin Cox, Market Research Analyst, Natural Gas Production Controls - Presenter Sanjay Kumar, Market Research Specialist & Product.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Workshop 7 of 7 Welcome!. Today's Topics Data Acquisition MAX DAQ Assistant Express VI DAQmx API Create Task Configure Task Configure Trigger Start Task.
Course contents 1.Labview basics – virtual instruments, data flow, palettes 2.Structures – for, while, case,... – editing techniques 3.Controls&Indicators.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
A Next Generation OCS Welcome to Horner Operator Control Station Training.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
EUT 1040 Lecture 10: Programmable Logic Controllers.
A Brief Overview of LabVIEW Data Acquisition (DAQ)
Guitar Effects Processor Critical Design Review October, 07, 2003 Groups Members: Adam Bernstein Hosam Ghaith Jasenko Alagic Matthew Iyer Yousef Alyousef.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Wireless Data Acquisition for SAE Car Project by: J.P. Haberkorn & Jon Trainor Advised by: Mr. Steven Gutschlag.
Distributed Control Systems Emad Ali Chemical Engineering Department King SAUD University.
INPUT-OUTPUT ORGANIZATION
High-Intensity Focused Ultrasound Therapy Array May1005 Alex Apel Stephen Rashid Justin Robinson.
G650 Generator Protection & Control System
How to use LabVIEW Ihor Korolov February 2011.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
Physics 145 Introduction to Experimental Physics I Instructor: Karine Chesnel Office: N319 ESC Tel: Office hours: on appointment.
Page 1 ADAM-6000 Web-enabled Smart I/O Γιάννης Στάβαρης Technical Manager Ιούνιος 26, 2007.
AKR Sales Training For KOMAF Exhibition Kunyu Lee Product Manager
8254 Programmable Interval Timer
Chapter 1. Introduction What is an Operating System? Mainframe Systems
CS 1308 Computer Literacy and the Internet. Introduction  Von Neumann computer  “Naked machine”  Hardware without any helpful user-oriented features.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
DAQ Cards, or Instruments The purpose of this presentation is to familiarize new Lab View users to the different computer aided test recourses available.
WaveSurfer 3000 Oscilloscopes Public Release – July 1 st, 2014.
MICROPROCESSOR INPUT/OUTPUT
Contact Information Office: 225 Neville Hall Office Hours: Monday and Wednesday 12:00-1:00 and by appointment.
Test your projects… ….from your PC!. Today’s Presentation Background Problem Statement Objectives Milestones Technical Approach Future Work Achievements;
Unit R005: Understanding Computer Systems Introduction System Software Software (i.e., programs) used to control the hardware directly Used to run the.
G. Maron, Agata Week, Orsay, January Agata DAQ Layout Gaetano Maron INFN – Laboratori Nazionali di Legnaro.
Output Devices. Printers Factors affecting choice Volume of output High volume require fast, heavy-duty printer Quality of print required Location of.
Ocean Observatories Initiative OOI Cyberinfrastructure Life Cycle Objectives Review January 8-9, 2013 Tom O’Reilly Monterey Bay Aquarium Research Institute.
Topics of presentation
MICROPROCESSOR AND MICRO CONTROLLER
A Brief Documentation.  Provides basic information about connection, server, and client.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
Integrating EPICS and LabVIEW on Windows using DCOM Freddie Akeroyd ISIS Computing Group.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
AT91 Memory Interface. 2 Features –Up to 8 programmable chip select lines –Remap Command allows dynamic exception vectors –Glue-less for both 8-bit and.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Chapter 5 Input/Output 5.1 Principles of I/O hardware
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
TBPM Front-End Software Design Review L.Piccoli April
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 6 Report Wednesday 6 th August 2008 Jack Hickish.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Business-logic Layer Presentation Layer Network Layer Digital Signal Processing Layer SmartHome API SmartHome Software Architecture SH mobile application.
Part IVI/O Systems Chapter 13: I/O Systems. I/O Hardware a typical PCI bus structure 2.
A Presentation on Mr. SAJID NAEEM M.SC – Electronics (UOP) PG-DEP (C-DAC)
DEPARTMENT OF ELECTRONICS ENGINEERING V-SEMESTER MICROPROCESSOR & MICROCONTROLLER 1 CHAPTER NO microcontroller & programming.
High-Speed Control and Disk Streaming Monday Aug 24, 2:30 - 4:00 p.m. Thursday Aug 27, 12:45 - 2:15 p.m. and 2:30 - 4:00 p.m. Red River (4B) Aljosa (Al)
Do-more Technical Training
@ Professor Doug Harper Department of Physics and Astronomy
UNIT – Microcontroller.
Introduction to Microprocessors and Microcontrollers
Status of Fast Controller EPICS Supports for ITER Project
הודעות ריענון מהיר והרחבות דגימת אות Low-Level
LabVIEW Performance Issues David Thomson Droplet Measurement Technologies May 20, 2010 Droplet Measurement Technologies, 2545 Central Avenue, Boulder,
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
asyn Driver Tutorial Measurement Computing 1608GX-2A0
Chapter 2: Operating-System Structures
NS Training Hardware.
Chapter 2: Operating-System Structures
Presentation transcript:

OATS - An Example of LCOD Organic Aerosol Thermal desorption chemical ionization mass Spectrometer David Thomson NOAA Aeronomy Lab October 19, 2006 ALARM Meeting

OATS Program Architecture Multiple Top-Level Tasks LCOD Components Timing Counters PXI Timing and Triggering Pulse Generation Challenge

Program Architecture Multiple Top-Level Tasks Control Task Starts other tasks, watches Alarms, shuts tasks down Housekeeping Records instrument health (1 Hz) State Sequencer Top level “mode” sequencer Data State Sequencer Carries out multiple data steps for each mode User Interface Optional - allows full user control

Task Architecture Queued State Machines Control Task State Machines with Enums State Sequencer Data State Sequencer Optional User Interface Two parallel Timed Loops Housekeeping One for Data Acquisition One for User Interface, Communication

LCOD Need access to various hardware devices from several top-level programs E.g., Control Task has to act on hardware, while Housekeeping Task queries it for data Need a semiphore mechanism to prevent communication collisions Developed “Drivers” or “Components” to address this issue Configuration info for all components stored in the same.ini file

Example Component: Digital Output Cross between a State Machine, a Functional Global, and an Object Encapsulates all methods required to deal with the Digital Output hardware Retains internal memory of the Digital Output states Allows Housekeeping to query the state without bothering the hardware Allows one bit in a byte to be set without changing the other bits

Digital Output Component No-op Initialize Reads its section of the.ini file Retains its config info internally Sets up the required Daq tasks Can be called explicitely, or will be called automatically if a command is called Close Releases resourses when the program stops Commands: Set Bit State, Set Bit Hi, Set Bit Low, Negate Bit, Set Port, Read DO, Read Names

More Component Features Optional time-stamped logging of all actions Use/Simulate option Component Template for faster development Automatic logging of all errors to the Log File Component Caller VI allows access to all functions while the programs are running

OATS Timing and Triggering Sequences within Sequences... Dev1 32 Channel Slow AO (2 Counters) Dev2 M-Series for Housekeeping (1S/s, 2 Analog Outputs, 2 Counters) Dev3 M-Series for Data (1MS/s, 4 High Speed AO, 4 Counters) 4 Port RS232 Serial 3rd party Arb (20MS/s) Dev4 PXI-6602 Counter/Timer (8 Counters)

Timing Diagram Start EmptyTrap Trap End Data StartTrap Begin Triggered ByRouted To SoftwarePXI_Trig0 Generated On Dev4 CTR4 Fast AO Clock Dev2 CTR1PXI_Trig2 PXI_Trig0 then PXI_Trig4 reconfigured... pulse train single pulse Trap End Dev1 CTR1 PXI_Trig0PXI_Trig4 Fast AOs Dev3 AO 0-3PXI_Trig2 Do Not Interupt Dev3 CTR1 PXI_Trig0 Acquire Dev3 CTR1 PXI_Trig0 RF Amplitude Dev2 AO1 PXI_Trig2 then PXI_Trig1 reconfigured... Data Acquisition Dev3 AI0 PXI_Trig1 AC Waveform Trigger Dev4 CTR0 PXI_Trig0 PXI_Trig3 AC Waveform Arb PXI_Trig3 Mass Scan PXI_Trig1

Pulse Generation Challenge ● Use AO to create a digital pulse train ● Reconfigure counters ● Other ideas?