Microelectronics for HEP A. Marchioro / CERN-PH-ESE.

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Advertisements

DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE The DevDET/EUVIF Program: a FP7 project CHIPP Workshop on detector R&D Geneva, June 2008 Daniel.
Personal reflections, Belgrade, November 30,2009 Markus Nordberg, CERN/ATLAS.
1 Software & Grid Middleware for Tier 2 Centers Rob Gardner Indiana University DOE/NSF Review of U.S. ATLAS and CMS Computing Projects Brookhaven National.
DataGrid Kimmo Soikkeli Ilkka Sormunen. What is DataGrid? DataGrid is a project that aims to enable access to geographically distributed computing power.
1 Copyright 2003 © Hong Kong Science & Technology Parks Corporation Rev.2 6/1/2003 Presented by: S W Cheung, Vice President, Business Development and Technology.
Status of 65nm foundry access for Aida June 2013 A. Marchioro CERN/PH-ESE.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Assessment of Core Services provided to USLHC by OSG.
Tobias Haas DESY 7 November 2006 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET Pixel Telescope Pixel Telescope.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
EUDET Report - MICELEC Activities Design Tools Status.
EMI INFSO-RI SA2 - Quality Assurance Alberto Aimar (CERN) SA2 Leader EMI First EC Review 22 June 2011, Brussels.
A. Aimar - EP/SFT LCG - Software Process & Infrastructure1 Software Process panel SPI GRIDPP 7 th Collaboration Meeting 30 June – 2 July 2003 A.Aimar -
Results of the HPC in Europe Taskforce (HET) e-IRG Workshop Kimmo Koski CSC – The Finnish IT Center for Science April 19 th, 2007.
IAAMA Manufacturing Technology & Transfer IAAMA Meeting Rolls-Royce Training Center
J. Christiansen, CERN - EP/MIC
DataTAG Research and Technological Development for a Transatlantic Grid Abstract Several major international Grid development projects are underway at.
ATTRACT – From Open Science to Open Innovation Information Sharing Meeting Brussels, June 19, 2014 Markus Nordberg (CERN) Development and Innovation Unit.
Patrick R. Haspel, Computer Architecture Group, University of MannheimSEED-2002 SEED-2002 Support of Educational Course for Electronic Design Dipl.-Inf.
A.Marchioro - CERN/PH1 Accessing 130 nm CMOS Tech for ILC (Public Version) Oct 2006, Munich A. Marchioro CERN, Div. PH 1211 Geneva 23, Switzerland.
1 Direction scientifique Networks of Excellence objectives  Reinforce or strengthen scientific and technological excellence on a given research topic.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Background Overview of the work Secondments, conferences.
Advanced Semiconductor Technologies for SLHC A. Marchioro / PH-ESE.
…building the next IT revolution From Web to Grid…
V. Re 1 WP3 Microelectronics and interconnection technology AIDA kick-off meeting, February 18, 2011 Hans-Günther Moser - MPI Valerio Re - INFN.
MANISH GUPTA. Presentation Outline Introduction Motivation Content Expected Impact Funding Schemes & Budget.
August 3, March, The AC3 GRID An investment in the future of Atlantic Canadian R&D Infrastructure Dr. Virendra C. Bhavsar UNB, Fredericton.
Jorgen Christiansen, CERN PH-ESE 1.  Spokes persons and Institute chair elected ◦ SP’s: ATLAS: Maurice Garcia-Sciveres, LBNL CMS: Jorgen Christiansen,
M. Letheren, LECC 1 June 2001; Status of RD49 and COTS; objectives of one day review1 Status of RD49 and COTS and objectives of a one-day review RD49 -
RD53 IP WG 1 Jorgen Christiansen / PH-ESE. IP WG agenda General Issues IP block matrix (no recent changes) General schedule Specifications of IP blocks.
IC Design and Technologies for HL-LHC A. Marchioro CERN-PH-ESE.
1CHEP2000 February 2000F. Gagliardi EU HEP GRID Project Fabrizio Gagliardi
Development of Pixel Phase 2 chip. Goals New Pixel Chip needed to go beyond the Phase 1 baseline chip – Should be the solution for Phase 2 pixel – Should.
Microelectronics User Group Meeting TWEPP 2013, Perugia, IT 26/9/2013.
EUDET-MICELEC Status Report October 2007 A. Marchioro / CERN-PH.
MUG meeting Wrap Up A new version of the CMOS8RF (130nm) Mixed Signal Design kit has been developed at CERN and is ready for release.  Based on the foundry.
Motivation for 65nm CMOS technology
ASIC Building Blocks for Tracker Upgrade A. Marchioro / CERN-PH-ESE October, 2009.
WP3 Microelectronics and interconnection technology
CERN MIC Support for HEP Microelectronics Designers A. Marchioro / CERN-PH EUDET Meeting - December 14 th 2005.
Common R&D projects for the LHC upgrade and plans for irradiation facilities Outline: PH common R&D projects Working Group on future irradiation facilities.
News on the 130 nm technology support Wojciech BIALAS, Kostas KLOUKINAS CERN, PH-ESE dept. CH1211, Geneve 23 Switzerland.
November 27, 2001DOE/NSF review of US LHC S&C projects1 The Software and Computing Committee (SC2) in the LHC Computing Grid Project M Kasemann, FNAL.
Microelectronics User Group Meeting TWEPP 2015, Lisbon, Portugal 1/10/2015.
MUX-2010 DISCUSSION : W HAT DO WE NEED NEXT IN HEP.
Jorgen Christiansen, CERN PH-ESE 1.  EPIX ITN proposal did not get requested EU funding ◦ CERN based proposals did very bad this time. ◦ I better not.
Thomas Gutberlet HZB User Coordination NMI3-II Neutron scattering and Muon spectroscopy Integrated Initiative WP5 Integrated User Access.
12 March, 2002 LCG Applications Area - Introduction slide 1 LCG Applications Session LCG Launch Workshop March 12, 2002 John Harvey, CERN LHCb Computing.
K.Wyllie, CERNIWORID 2004 Readout of the LHCb pixel hybrid photon detectors Ken Wyllie on behalf of the LHCb collaboration and industrial partners The.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
LPNHE - Serial links for Control in 65nm CMOS technology - 65nm CMOS - Higher density, less material, less power - Enhanced radiation hardness regular.
ICT 25 Generic micro- and nano-electronic technologies Marc Boukerche DG CONNECT, A.4 Components.
R. Kluit Nikhef Amsterdam ET Nikhef Electronics Technology TGL Ruud Kluit 118-Apr-16.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Work Package 1: Pixel detector systems for particle.
FE-I4 chip development status ATLAS Upgrade, R.Kluit.
An·ec·dote /ˈanikˌdōt/ Noun A short and amusing or interesting story about a real incident or person LBL - May 31,2013Support for uT at CERN - A. Marchioro1.
Bob Jones EGEE Technical Director
Access to ASIC design tools and foundry services at CERN for SLHC
CERN R&D plans and Infrastructures
WP microelectronics and interconnections
Access to 65nm Technology through CERN
Working for a detector project: A message from AIDA
Peripheral IP blocks per chip “Superstrip”
MAX IV Laboratory National Synchrotron Light Source – two storage rings (1.5 & 3.0 GeV) and a Short Pulse Facility Characteristics of User Program: 15.
Strengths and weaknesses of in2p3
RF System (HLRF, LLRF, Controls) EDR Plan Overview
Work Package 5 IC Technologies
AMICI WP5 INDUSTRIALIZATION
LHC Computing, RRB; H F Hoffmann
Presentation transcript:

Microelectronics for HEP A. Marchioro / CERN-PH-ESE

A. Marchioro / CERN 2 Preliminary list of Participants ILC/CLIC: C. de La Taille LHC: P. Farthouat, M. Hansen France: Strasbourg, M. Winter Germany: U. Bonn, N. Wermes Italy: INFN Genova, G. Darbo Netherlands: Nikhef, R. Kluit Poland: Warsaw, W. Dabrowski Switzerland: PSI, R. Horisberger Additional info received from: A. Weber/Oxford

A. Marchioro / CERN 3 Objectives Establish information, support and coordination links between users working in the design of modern ASICs for HEP Support special needs arising in design, manufacturing, testing and integrating HEP ASICs Facilitate information exchange, avoid design duplications, avoid common mistakes Provide a specialized service to small design groups Coordinate technology access for HEP users as to allow access to advanced technologies with sufficient engineering support

A. Marchioro / CERN 4 How-to Collect requirements from users in HEP community Summarize most common needs in a series of logical objectives and establish a plan to provide them Allocate internal funds Monitor progress of internal subgroups

A. Marchioro / CERN 5 Activities 1. ASIC Technologies 2. Enabling Tools 3. Shareable IP blocks 4. Auxiliary Technologies

A. Marchioro / CERN ASIC Technologies CMOS 130 and 90 nm SiGe 180 and 130 nm Legacy: Regular 0.25  m High voltage 0.35 or 0.18  m Common MPW organization for selected technologies

A. Marchioro / CERN Enabling Tools Modern CAE tools, add-ons to Europractice tools System level simulation tools Training and education IC-Tester, wafer probing Common irradiation facilities (and procedures)

A. Marchioro / CERN 8 Tools and infrastructure example Provide a centralized “design reference” workstation(s) with up-to-date design kits, simulation models, libraries, software releases, DRC-decks etc. for external design groups with limited self-support capabilities Provide computing platforms for pre-design submission verification (example: large DRC and LVS jobs) Provide expertise for rarely used tools

A. Marchioro / CERN Shareable IP blocks Optimized and validated digital libraries Generators (memories, FIFOs, EC blocks) Commonly used interfaces: I2C, SPI etc. Commonly used standard I/O RH interfaces Timing blocks (PLL, DLL etc.) Basic analog blocks (Voltage Reference, simple ADC and DAC) ►This is a large activity and can benefit from multiple contributors

A. Marchioro / CERN Auxiliary Technologies Low cost standard packaging Standard (~200  m) and advanced (< 50  m) bump-bonding Direct Chip-to-Chip stacking Low density, two layers Advanced high density multi-layers (in which time scale?) ►This is a large activity and requires multiple contributors

A. Marchioro / CERN Auxiliary Technologies (2) What is a needed as basic services? Standard IC packaging technologies, multi- stack chips, C4. What requires collaboration with industry? Technologies already sufficiently mature (i.e. present in large volume commercial products) or close to full qualification to be used reliability in HEP What requires original R&D? Several Companies are proposing very advanced packaging technologies but when will these become realities and for whom? Lab A { Lab B { Lab C {

A. Marchioro / CERN 12 Integration facility (clean room) and sensor qualification It has been suggested to include a 4th activity under this work package: “Monitoring the R&D and later the Fabrication Process of Silicon Sensors using dedicated Test Structures” Requiring QA standards, clean room facilities, test equipment, Notwithstanding the undisputable need of this proposed activity, it seems to go beyond the scope of an “microelectronics electronics infrastructure” activity. Under which WP does this activity fit best?

A. Marchioro / CERN 13 Organization HEP wide support group Can be organized across a number of major Institutions with input from everybody This central networking activity shall concentrate on common support and common design blocks. Specific project blocks and their integration go beyond the scope of this work package. The project financing of this work package shall be to the profit of common designs and will only indirectly be to the profit of specific projects. Technical work performed under this network will be made available (with technical support) to the community at large. Interested group contact:

A. Marchioro / CERN 14 Nation-wide substructure The CERN service can become most effective if support activities are also replicated at the national level. DEUK…FRIT Central support User